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This  report  presents  a  design  for  an  efficient  AC  adapter  that  uses  85%  less  power  than 
conventional adapters when  idle,  for an additional cost of only $1.21.   The design exceeds the team’s 
initial targets of 75% increased power efficiency at a cost of $1.30.  The team logically derived the final 
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  AC  adapters  are  devices  that  transform  high‐voltage,  alternating  current  energy  from  a wall 









  While much progress has been made  to  improve  the design and efficiency of modern power 
adapters,  one  critical  drawback  remains  inherent  within  the  circuit.    Normally, mobile  devices  are 
connected to adapters for only a matter hours before they are disconnected.  When a mobile device is 
disconnected  from  the charger,  it may be assumed  that  the adapter deactivates  itself until  later use.  
However, this is not the true behavior of an AC adapter.  In reality, the adapter remains active, supplying 
power to most of the circuit.   Although smaller, high‐efficiency transformers are being used  in modern 
adapters,  they continuously consume a majority of  the power when no devices are connected  to  the 
adapter.    Unless  an  adapter  is  disconnected  from  the  wall  socket,  internal  components  draw  and 
dissipate power. 
  On an  individual adapter basis,  the amount of energy wasted per  year  is negligible  ($0.64 of 
energy per year).  However, there are hundreds of millions of adapters in use today, mainly attributed to 
the increase of cell phones and PDAs across the globe.  In effect, millions of dollars are spent on wasted 





  This  project  focuses  on  improving  the  design  of  the modern  adapter  in  order  to  create  an 






  After  performing  research  on  the  product’s  prospective  demand  on  the  market,  the  team 
researched existing adapter designs.  Once an adapter model had been chosen from ON Semiconductor, 
the team designed a test bed according to the model's specifications.   Next, three possible approaches 













The  low‐current  detection  measures  the  output  current  level  while  the  adapter  is  activated.  
Accordingly,  the  timer  triggers  the  interrupt  switch  to  disconnect  the  input  of  the  adapter  from  the 
transformer.   
  Within  this  approach,  the  team  developed  two methods  to  achieve  a polling  function  in  the 
circuit: 555 timer and a capacitor.   The capacitive‐polling technique was  investigated, but was deemed 
too expensive as well as inefficient.  Therefore, the team began to implement a 555‐based polling timer. 
Once  a working design was  achieved,  the  team  collected power measurements  to  compare  the new 




  In  future efforts  to  improve adapter design,  the  team hopes  that one not only  improves  the 
efficiency of the proposed adapter, but also makes it more cost effective.   It is critical that the additional 
cost to the consumer be as small as possible in order to encourage either separate purchase or to entice 
electronic manufacturers  to  include  an efficient  adapter design  in  their  chargers.     On  another note, 
future teams should further investigate the possibility of passive polling using a storage component such 
as an  inductor or capacitor.    If passive polling  can be  realized,  it would  further decrease  the  standby 
power consumption over  time, since no active devices would be  in use.   However,  the  team's overall 
hopes  are  to  further  increase  the  awareness  of wasted  energy  in  electronic  devices’  standby  power 
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  Today’s world  faces  a widespread  problem  regarding  the  conservation  of  energy  resources.  
Global warming and the  increasing scarcity of fossil fuels have highlighted the  importance of this  issue 
and  its  impact on humanity  [1].   Possible  future  repercussions of  a  fossil  fuel  shortage have  lead  to 
initiatives  to develop energy‐efficient cars and appliances, as well as an  increase  in  renewable energy 
utilization [2]. 
  Many  of  the  items  that  require  energy  from  fossil  fuels  are modern  necessities  in  society.  
Automobiles  have  become  the  world's  primary  conveyance,  home  appliances  perform  everyday 
household functions, and artificial lights illuminate offices and homes everywhere.  In order to operate 
more efficiently, designers of these products are working constantly to minimize energy consumption of 
electronic  devices.    For  instance,  the  automotive  industry  is  in  the  process  of  designing  cars  that 
consume  less  gasoline while  idle  [3].    The U.S. Government’s  ENERGY  STAR  program  stipulates  low‐
power  specifications  for  a  variety  of  household  appliances  [4].    In  addition,  several  countries  have 




Most  adapters  take  the  standardized  120V  alternating  current  (AC)  voltage  from  a wall  socket  and 
convert  it  to  a  low,  direct  current  (DC)  voltage.    Larger  appliances  such  as  televisions  and  desktop 
computers have their power adapters located internally within the device.  Smaller electronics, such as 
cell phones,  utilize  external power  adapters  to maintain  compactness  in design.    Traditionally,  these 
external  adapters  are  called  AC  adapters,  and  serve  a  great  purpose  in  powering  commonly‐used 
devices around the globe.   












around  the  world  has  grown  significantly  in  the  past  10  years.    According  to  the  United  States 
Environmental Protection Agency, “as many as 1.5 billion power adapters are in use in the United States, 




The Problem 1.1 
   
  Due to escalating energy costs and the shortage of fossil fuels, a strong emphasis is being placed 
on  the energy efficiency of AC  adapters.    In  fact, external  adapters have been  referred  to  as  energy 
vampires because  they  constantly  consume power,  regardless of  load  connectivity  [9].   Granted,  the 
power wasted by a single adapter  is negligible, but AC adapters have a widespread application across 
the portable electronics market, posing a large‐scale issue. 




voltage  input  into  a  lower  voltage  signal,  consumes  a majority  of  the  energy  during  standby.    The 
remaining  components  also  contribute  to  the  wasted  power  consumed  every  day  without  an  end 
purpose. 
Today’s  consumers are  reminded  that  they  should unplug  their  chargers  from  the wall when 
they are not  in use [10].   However, even  if one conscientiously practices this habit,  it places too much 
burden on the consumer to conserve energy.  Turning off a light in an unoccupied room is an easy task, 






The Economics 1.2 
 
The cell phone industry has boomed during the last decade by enormous proportions.  Between 



















ൈ 233,000,000 ܥ݄ܽݎ݃݁ݎݏ ൌ ଵ.଴ଶ ்ௐ௛
ଵ ௒௘௔௥
  (1‐1) 
While  this  figure may  seem  impressive,  it  is only a  small percentage of  the  total U.S.  energy 
consumption,  which  equals  around  30000TWh  yearly  [13].    On  the  other  hand,  the  ENERGY  STAR 
website mentions that a total of 300TWh of energy flows through all external power adapters every year 
[14].    Figure  1‐2  shows  that  this  amount  accounts  for  1.01%  of  the  national  energy  consumption.  
16 
 
Therefore,  it  is  important  to  realize  that  despite  zero‐load  consumption  of  cell  phone  adapters 
constituting only a small fraction of total adapter consumption, the creation of an efficient wall adapter 















adapter to be used  in cell phone charging applications  (e.g., ENERGY STAR).   Moreover,  if the product 
can  be  patented  or  approved,  governments  have  the  ability  to  pass  legislation  mandating  its 
distribution.  For example, on December 18, 2007, the United States Congress voted in a new energy bill 
that will  reduce  the  country’s  dependency  on  oil  and  increase  the  utilization  of  alternative  energy 







downside  of  marketing  to  national  governments  is  the  delays  inherent  in  passing  the  necessary 
legislation.  However, there are several other potential markets that could be pursued concurrently. 





to  recover  the difference  in cost.   However, since energy costs continue  to  rise due  to  the  increasing 
scarcity of resources, the economic savings will also increase.  If the adapter could be manufactured at a 
smaller premium  (e.g., $1.00),  the energy  savings would  cover  the additional  cost within one or  two 
years, which  is  the  typical duration of  a  cellular phone  contract  [19].    Such  an  inexpensive,  efficient 
adapter could easily become a neutral value proposition to the consumer on a purely monetary basis. 
  Conversely, the corporate market’s incentive for a more efficient wall adapter differs from that 
of  the  everyday  consumer.    Cell  phone manufacturers  such  as  Nokia  and Motorola  look  to  entice 
customers  to  buy  their  products  using  different marketing  schemes.   Many  of  these manufacturers 
market  their products  from a green angle  (i.e., an environmental  friendliness  standpoint),  in order  to 
appeal to the consumers’ morality or concern for the environment [20].   
An overview of the economics  landscape suggests that a more efficient wall adapter would be 
generally welcomed.   Although  the  improved design may not be particularly attractive  to  the average 
consumer,  corporations  involved  in  the  retail  of  small  electronics  would  invite  such  a  device.  
Furthermore,  the marketability of  a  low‐power  adapter  could benefit  greatly  from newfound  federal 
impetus  for  energy  legislation  [17].   Overall,  there  appears  to be  global demand  for  a more  energy‐
efficient AC adapter from a variety of sources.   
 
Specification Goals 1.3 
 
























to  the  integrated solution.   Moreover, some modern wall adapters are designed with physical casings 
that cling  to  the wall when plugged  into an electrical socket,  invoking  the  term wall warts due  to  the 
way they bulge from the wall [9].  Consequently, adding a device between the wart and the wall would 



















designed to consume at  least 75%  less power than the efficient models currently on the market.   This 






In order  to determine whether a  load  is  connected at  the DC output of  the adapter,  sensing 




while  large enough  for  the  low‐current sense  to measure.   The minimum  level of current drawn by a 
battery  load  to maintain  a  full  amount  of  charge  is  called  trickle  current.    Although  adapter  trickle 
currents  vary,  the  smallest  trickle  current  rate  uncovered  during  research  was  3%  of  the  battery’s 
capacity per hour  [21].    If a small cell phone battery  (900mAh)  is connected  to  the adapter,  then  the 
trickle current would be around 27mA.   Therefore,  the  team chose a value of 15mA as  the maximum 
threshold current, which  is about half of the  lowest observed trickle current.   Figure 1‐3 below shows 












that will enhance society both economically and environmentally.   Over  the course of this project  the 
team has designed an adapter that meets all of its goals.  It is a modular design that can be integrated 






switch mode power  supply design as well as  the assembly and analysis of  the adapter  test bed.   The 
third  chapter describes  the  team’s  three  top‐level  approaches  to designing  an efficient wall  adapter.  
Three  proposed  solution  ideas  are  discussed  and  subsequently  narrowed  down  to  the  modified 
adapter’s most  basic  stages:  current  detection  and  power  disconnection.    Chapter  4  describes  the 
specific circuitry used to implement the approaches specified  in Chapter 3.   The fifth chapter discusses 
results of the adapter design in terms of power savings, cost, and relevant output waveforms.  Chapter 6 
















Before designing a solution  for an existing product,  it  is only customary  to  familiarize oneself with  its 
functionality and  internal  components.    It  is  crucial not only  to understand  the purpose of particular 
stages in the circuit, but to also understand the function of each component in the design.  Secondly, the 






Switch-Mode Supply Development 2.1 
 
  The need  for  transforming AC power  into a DC signal has always had significance  in electrical 
applications since Faraday  introduced  the  first of  its kind  in 1831  [22].   The  first power supplies were 
designed in a linear arrangement.  A linear power supply takes the AC, high‐voltage input and attenuates 









For  many  years,  linear  power  supplies  were  predominantly  used  to  operate  electrical 
appliances.    However,  the  significant  downside  in  using  a  linear  power  supply  is  its  poor  power 
efficiency.    Due  to  losses  experienced  in  the  transformer’s  primary  winding  and  iron  core,  power 
delivered at the output is much less than the power supplied to the input.  Therefore, large, expensive 
transformers are generally used in linear power supplies to cope with heat dissipated due to such losses 
[23].   For  instance,  large  transformers are used on power  lines  to convert high‐power electricity  from 
the regional supplier to households across the United States.   
Since  the  invention of the transistor  in the mid‐1940s, the power supply community has been 
investigating ways  to  use  switching  applications  to  reduce  losses  and minimize  the  size  of  adapters.  
Although the original theory was conceived  in the 1950s, the switched‐mode power supply (SMPS) did 
not come to fruition until the late 1970s [24].  At this time, IC manufacturers began creating controller 
ICs that performed high‐frequency switching [24].   The  inception of controller ICs  in the SMPS allowed 
smaller  transformers  to  be  used  in  the  design,  effectively  allowing  the  SMPS  to  become  more 












input  rectifier converts  the high‐voltage AC  into a high‐voltage DC  signal.   Meanwhile,  the monolithic 
switcher, driven by  an  internal  flip‐flop,  switches  the bottom node of  transformer’s primary winding 
from AC ground to the potential seen at the top node.   The high‐frequency, high‐voltage signal on the 
primary winding  is  translated  into  an  attenuated  version  on  the  secondary winding.    At  this  point, 
operation  continues  in  line with a  linear power  supply,  rectifying  the high‐frequency  signal  into a DC 
voltage.   
  Often employed as a safety measure, switching power supplies will also  include some  level of 













Specific Example 2.2 
 
In efforts  to  find an existing, efficient SMPS adapter,  the  team  found a design note  from ON 
Semiconductor,  labeled  as  an  Efficient,  Low  Cost,  Low  Standby  Power  (<100 mW),  2.5 W  Cell  Phone 
Charger  [27].   Design note DN06017/D  is  filed as an application of  the NCP1011  IC, or a Self‐Supplied 
Monolithic Switcher for Low Standby‐Power Offline SMPS [28].  Like the monolithic switcher described in 
Figure  2‐2,  the NCP1011  provides  idle‐state  recognition  for  enabling  a  low  standby  power mode  in 
addition to switching at a frequency of 100kHz.  If the NCP1011 detects an idle condition at the output, 
the  adapter  transitions  into  a  skip‐cycle mode,  reducing  the duty  cycle of  the output during no‐load 
conditions.  Moreover, the adapter uses feedback from an output current‐sensing circuit to execute its 
latch‐off mode  if  an  excessive  amount  of  current  is  detected.   During  latch‐off mode,  the NCP1011 











  This particular  SMPS design  follows  the  top‐level diagram  shown  in  Figure 2‐2, with an  input 
rectifier,  transformer, output  rectifier, high‐current  sense, and a monolithic  switcher.   After  the  input 
has been  connected, AC voltage  is  rectified by diode D1, and  filtered by  the  tank  circuit arranged by 
inductor L1 and capacitors C1 and C2.  The high‐voltage DC signal of around 170V is then passed to the 
primary winding of  the  transformer.    The NCP1011 uses power  from  its output pin  (pin 5)  for  initial 
startup,  charging  capacitor  C3  on  its  Vcc  pin  (pin  1).    Once  the  charge  on  this  capacitor  reaches 
approximately 8.5V, the NCP1011 IC begins switching at 100kHz [28]. 
After the NCP1011 commences switching operation, pulses from 0V to 170V and 10µs apart are 
observed across  the  transformer.    In order  to  save power, a  transformer with an auxiliary winding  is 











 Figure 2‐4: The  simplified block diagram of  the NCP1011’s  functionality portrays each of  the  three operating 
conditions.  During normal operation, the power MOSFET driver is controlled by a flip‐flop coupled with the 100‐
kHz clock, periodically reset by the VCC capacitor when the voltage at pin 1 equals VOVERLOAD.  If pin 4 is grounded, 
signifying  a high‐current output  condition,  the  Flip‐Flop  is  reset.    Lastly,  the  chip operates  in  latch‐off mode 
when the charge/discharge cycle of CVCC is extended during no‐load conditions [28]. 
  Capacitor  C5,  resistor  R2,  and  diode  D3  are  arranged  in  what  is  known  as  a  snubber 
configuration  [29].    Snubbers  are  circuits  that  protect  electrical  components,  such  as  transformers, 
relays, other  inductive devices, and  surrounding components  from  transient voltage  spikes caused by 
current interruptions.  When current to an inductive device is suddenly cut, the magnetic energy stored 
therein will naturally attempt to sustain current flow.  This current, now inhibited by an open circuit, has 
the  potential  to  build  up  brief,  high‐magnitude  voltages  that  could  stress  or  damage  nearby 
components.  For example, this effect can be seen in arching across relay contacts [29]. 
  Since the  large voltage spike  is created  in a reversed direction of normal operation, one of the 
most basic snubber designs is simply a diode installed in reverse parallel with the target inductive coils.  
This gives the current a small, but closed path to follow, preventing high voltages from occurring.  There 
are also snubbers, such as  the RC snubber,  that use capacitors  to control  the voltage across  the coils 








the  output  current  upon  shutdown.    This  decreases  the  peak  power  dissipation  of  the  switcher  by 
dissipating power through the snubber instead, thus increasing the reliability of the IC.  Controlling the 
voltages  in  shutdown  circuit  operations  has  also  been  shown  to  lower  the  high‐frequency 
electromagnetic interference potentially created by uncontrolled switching. 
  The DC stage of the circuit  is  implemented according to the top‐level diagram shown  in Figure 
2‐2.    Diode  D2  and  capacitor  C4  provide  the  output  rectification  required  for  AC‐to‐DC  conversion.  
Capacitor C7 is placed in parallel with the output to filter out remaining high‐frequency components in 
the signal.  On the other hand, resistor R4 is placed in series with the top rail to provide a measure of the 
output  current.    As  the  load  draws  power  from  the  adapter,  the  voltage  drop  across  R4  is  linearly 
proportional to the current.   The base and emitter of PNP BJT Q1 are placed across this voltage drop.  If 




diode D5  is place  in reverse bias with respect to the top DC voltage rail.   The rating on  this particular 
Zener diode is 4.3V, so in order to achieve an output of 5V, resistor R3 of 200Ω is placed from the anode 
of D5  to DC ground  to  serve as a pull‐up  resistor.   Resistor R6  is placed  in  the design as a means  to 
further manipulate the output voltage, but is assigned a value of 0Ω to maintain a DC output of 5V [27]. 
  It  is  clear  that  the  SMPS  contains  a  significant  amount  of  additional  components  when 
compared  to  a  linear  power  supply.    In  addition  to  switching  controllers,  feedback  circuitry  and 
additional diode  rectifiers are among  several added devices  to  the  SMPS adapter design.   Therefore, 










  Due  to  the  unavailability  of  simulation models  for  some  components  or  the  non‐existence 
thereof,  some  of  the  semiconductor  components  as  well  as  the  transformer  were  modeled  using 
different parameters.   The netlist of the full adapter simulation can be found  in Appendix C.   All  initial 




































team noticed an unusual  level of voltage detected at  the output of  the NCP1011.    In  fact, Figure 2‐9 
shows a signal with an amplitude of 700VPEAK.  The magnified plot shown in Figure 2‐10 shows that 700V 
is reached during switching transitions from low to high.  It was puzzling to understand why these spikes 
occurred,  since a  snubber  is used  in parallel with  the primary winding of  the  transformer  to mitigate 
voltage spikes.  The team was unsure whether this phenomenon was a product of simulation or a true 































the startup period ends  (17.2ms),  the adapter’s output voltage rate  increases  from 367nV per 1ms  to 
50mV per 1ms.   The output current  is relatively constant due  to a resistive  load at  the output, so the 








  The  team  dissected  the  netlist  in  efforts  to  locate  the  source  responsible  for  elongating 




system  functionality,  the  team modeled  the NCP1011 using a pair of  controlled  switches.   A voltage‐
controlled switch (S1) was used to switch the voltage through the transformer to ground at 100kHz.  The 






























































Simulation Challenges 2.3.2 
In  addition  to  previous  difficulties,  the  team  experienced  several  other  complications  while 
running simulations.  One of the first problems encountered by the team in its full simulation trials was 
PSpice’s  interpretation of  isolated circuits.    It was discovered that circuit connectivity checks  in PSpice 
require  paths  to  node  0  for  all  nodes.    Therefore,  isolated  circuits  such  as  AC  adapters  require  a 
connection between DC ground and AC ground.   However, a direct connection cannot be made since 
isolation  between  both  stages must  be  preserved.    The  team  found  that  placing  a  high  resistance 
between AC ground and DC ground was common practice in simulating isolated circuits [30].  The large 
resistor RB of 1TΩ satisfies PSpice’s connectivity  requirements while preserving  isolation between  the 
AC and DC stages of the adapter.   
Another complication of simulating the adapter was PSpice convergence  issues.    In one of the 




Still another problem was found  in the team’s original model of the transformer.    Initially, the 
transformer  was  modeled  using  a  combination  of  voltage‐dependent  voltage  sources  and  current‐
dependent voltage sources.   Figure 2‐16 shows both the modified transformer model and the original 
















*New Transformer* *Old Transformer* 
X3 6 4 12 13 7 0 XFMRAUX X3 6 4 12 13 7 0 XFMRAUX 
.SUBCKT XFMRAUX 1 2 3 4 5 6 .SUBCKT XFMRAUX 1 2 3 4 10 11 PARAMS: RATIO1=0.1 
RATIO2=0.05 
*PRIMARY RP 1 2 1MEG 
L1 1 2 2000 E1 5 4 VALUE = { V(1,2)*RATIO1 } 
*SECONDARY G1 1 2 VALUE = { I(VM1)*RATIO1 } 
L2 3 4 20 RS1 6 3 1U 
L3 5 6 39.2 VM1 5 6 
*MAGNETIC COUPLING E2 20 11 VALUE = { V(2,1)*RATIO2 } 
K12 L1 L2 0.99999 G2 2 1 VALUE = { I(VM2)*RATIO2 } 
K13 L1 L3 0.99999 RS2 21 10 1U 
.ENDS VM2 20 21 
 .ENDS 














the  old  transformer model may  be  useful  for  low‐frequency  or  low‐voltage  applications,  it was  not 
operating appropriately for the adapter configuration. 
  Therefore, a modified subcircuit, shown alongside the old model in Figure 2‐16, was substituted 
in  for  the  transformer  [30].   The new model uses multiple  inductors  to  represent  the windings of  the 
transformer  and  mutual  inductance  to  emulate  the  magnetic  coupling  relationships  between  the 











                    (2‐1) 
Since the turn ratio of the secondary winding to the primary winding is 0.1, the value of L2 is 100 times 






circuit  so  troubleshooting  can  be  done  and  adjustments  can  be made.    However,  the  design  of  an 
efficient wall adapter consists of low‐cost components, so physical measurements and adjustments can 
be made without spending a substantial amount financially.  Therefore, the team used a trial and error 
approach  to building  the adapter  test bed and  implementing additional  circuitry, using  the  results of 
simulation trials to reinforce their findings. 
 





team  to  see  the  total  cost of building an adapter,  in addition  to  comparing  the prices of  the various 
components.    Second,  the  team  discovered  the  physical  space  required  to  build  an  adapter  while 
40 
 













Table  2‐1:  The  final  revision  of  a  parts  list  for  the  adapter  test  bed.    To  fit  the  table  in  this document,  the 
manufacturer part number field has been excluded.  The final cost of the adapter assumes that each part in the 
list is purchased in a bulk of at least 1000.  The table is sorted by the total price of each component [27]. 






1  T1  Transformer  3.5 mH  Coilcraft  A9619‐C $1.680  $1.680 
1  U3  IEC AC PCB  Pin  Mouser  693‐GSP2.8101.13 $1.150  $1.150 
1  U1  Switcher IC  NCP1011ST  Mouser  863‐NCP1011AP100G $0.604  $0.604 
1  L1  Inductor  1mH  Mouser  652‐SDR1005‐102KL $0.310  $0.310 
1  R1  Resistor  20Ω, 2W  Mouser  71‐CPF2‐F‐20‐E3 $0.299  $0.299 
2  C1, C2  Capacitor  4.7uF, 400V  Mouser  647‐UVR2G4R7MPD $0.137  $0.274 
1  U2  Optocoupler  SFH‐615A‐4  Mouser  782‐SFH615A‐4 $0.250  $0.250 
2  C5, C6  Capacitor  1nF, 1kV  Mouser  81‐DEHR33A102KA2B $0.088  $0.176 
1  D2  Diode  MBR150  Mouser  863‐MBR150G $0.097  $0.097 
2  C3, C9  Capacitor  10uF  Mouser  647‐USR1E100MDD $0.048  $0.096 
1  Q1  BJT  2N2907  Mouser  610‐PN2907A $0.090  $0.090 
1  C8  Capacitor  4.7nF  Mouser  140‐500P5‐472K‐RC $0.080  $0.080 
1  D3  Diode  MUR160  Mouser  512‐UF4005 $0.059  $0.059 
1  C4  Capacitor  1mF  Mouser  647‐UVR0J102MPD1TA $0.059  $0.059 
1  R4  Resistor  1.2Ω, 0.5W  Mouser  660‐MF1/2LC1R2J $0.057  $0.057 
1  C7  Capacitor  100nF  Mouser  594‐K104K15X7RF53H5 $0.050  $0.050 
1  D1  Diode  1N4007  Mouser  863‐1N4007G $0.019  $0.019 
1  D5  Zener  1N5229B  Mouser  512‐1N5229B $0.015  $0.015 
1  R2  Resistor  150kΩ  Mouser  660‐CFS1/4CT52R154J $0.009  $0.009 
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1  R7  Resistor  10Ω  Mouser  660‐CFS1/4CT52R100J $0.009  $0.009 
1  R8  Resistor  2kΩ  Mouser  660‐CFS1/4CT52R202J $0.009  $0.009 
1  R3  Resistor  200Ω  Mouser  660‐CFS1/4CT52R201J $0.009  $0.009 
1  D4  Diode  1N4148  Mouser  78‐1N4148 $0.008  $0.008 
1  R5  Resistor  100Ω  Mouser  660‐CFS1/4CT52R101J $0.008  $0.008 




Most of  the parts  in Table 2‐1 were available  from Mouser Electronics,  so  the  team chose  to 
purchase a majority of the items from this particular distributor.   The one exception in the list was the 
transformer, since  it was sold directly  from  its manufacturer  (Coilcraft)  [32].   Overall, the total cost of 
the  adapter  test bed’s parts was $5.42.   The  team believed  this was  a  reasonable price,  since many 
adapters available at retail outlets are sold up to four times that amount. 
  Once  the  parts were  ordered  from Mouser  Electronics  and  Coilcraft,  respectively,  the  team 
debated on the type of board to be used for the test bed.  The two choices presented before the group 
were a  solderless breadboard or a pre‐punched perfboard.   Each option has  its own advantages and 
drawbacks.   




easily  replaced.   On  the other hand,  the pre‐punched perfboard does not provide  the  same  ease of 
implementation.    Each  pinhole  on  the  perfboard  is  completely  isolated  from  the  surrounding  pins, 
requiring  the  circuit  assembler  to  solder  leads  together.    If  the  design  contains  a  multitude  of 




are  separated by a parasitic  capacitance of 4pF  from one another.   This  characteristic  is not a major 
issue when building  circuits  that process  low‐frequency  signals.   However,  the adapter  test bed uses 
100‐kHz  switching  from  the NCP1011.    Therefore,  the  inter‐column  impedance  of  the  breadboard  is 
significantly  reduced  for high‐frequency applications.   Since  the  impedance of a capacitor  follows  the 
statement  (1/jωC),  the  isolation between  select vertical columns of  the breadboard would be a mere 
400kΩ  for  the adapter  test bed.   There are many hazardous sideeffects  introduced by  low‐impedance 
separation of nodes, including the possiblity of shorted nodes and leakage currents.   
Notwithstanding, the perfboard provides a very high‐impedance internode isolation.  As long as 




with  testing  and  building  high‐voltage,  fast‐switching  circuitry.    In  particular,  high‐power  circuits  can 
have fatal consequences if not treated with caution.  According to the Electronic Library of Construction 






  Constructing  an AC adapter  introduces  the hazard of  isolated  circuits.   An  IEEE article details 




the energy  source.   Therefore,  the nodes  located on  the  isolated  side of  the  circuit are  floating with 
respect  to earth ground.    In effect, a person  in close proximity of a  floating node can be  in danger of 
electric shock.  For instance, the man’s feet in Figure 2‐18 are shown to be connected to earth ground.  
If he made  contact with  a node on  the  floating  side of  the  circuit, a path  to earth ground would be 
introduced, and he could be electrocuted provided a high level of current is allowed to run through his 
body.    In  addition,  he  could  experience  electric  shock  by  simultaneously  touching  one  node  of  the 
isolated circuit and another ground.   Although  the  isolated nodes on  the DC  side of  the  test bed are 















  Before connecting  the 120VRMS  signal  to  the  rectifier,  the  team  setup a  function generator  to 
provide  the  circuit with  a  sinusoidal  input wave of  approximately 10.5V  at  a  frequency of 60Hz.   An 
oscilloscope probe was connected first to the input signal and then to the output of the rectifier, which 
recorded  the  voltage  across  capacitor C2.    Figure  2‐20  shows  three  cycles of  the  input  signal  to  the 
rectifier, and Figure 2‐21 shows the DC voltage recorded across C2.  The DC voltage was observed to be 




















side  of  the  isolation was  assembled  on  the  perfboard.    The  remaining  subcircuits  to  be  assembled 
included the snubber in parallel with the primary winding of the transformer, the transformer, and the 
NCP1011  IC.   Optocoupler U2 was not yet placed  in the perfboard since feedback control functionality 
requires  the  current  sense  circuitry  located  on  the  DC  side  of  the  adapter.    Figure  2‐23  shows  the 






























connected  to  the  side of  the winding where  the dot  is  located.    Theoretically,  connecting  the probe 
ground to the low‐potential node of the auxiliary winding is not hazardous since the adapter schematic 
shows that the auxiliary winding  is  in  fact connected to earth ground.   However, the team discovered 
that  the  input power connections were connected with  the 120VRMS signal at  the bottom  rail and  the 
neutral connection at the top rail.  Since the neutral input connection was attached to the top rail, the 
input rectifier produced a 0V output.   More  importantly, the 120VRMS connection was shorted to earth 











rod.   Since  the neutral  input has a path  to earth ground, a  third connection  from  the adapter  to  the 
ground  connection  of  the wall  socket  is  not  required.   However,  the  live  connection  (denoted  by  L) 
oscillates between 170V and ‐170V.  AC adapters designed around the linear power supply configuration 
shown  in  Figure  2‐1  can  transform  the  input  signal  regardless  if  the  input  is  connected  in  a  reverse 











































Figure  2‐26:  Bottom  view  of  the  first  prototype  of  the  adapter  test  bed  implemented  on  perfboards 









  Like the  input rectifier output, the team pursued to  increase the volts per division scale of the 













project.   Another advantage  to building  the  test bed onto a PCB was  integrating both  the AC and DC 
stages onto one board.   The  interconnections between one perfboard and the other were under much 










The  light  blue  traces  indicate  the  silkscreen  prints  used  for  component  footprints  and 
identification markings.  The two‐level board’s trace layers are shown in Figure 2‐29 by color.  The light 
green  traces  represent  top‐layer  copper  connections, while  the  red  traces  show  bottom‐layer  traces 
located  underneath  the  board.    The  dashed  line  on  the  top  silkscreen  layer  represents  the  isolation 
between the AC side and the DC side of the adapter.   
The  red  area  located  on  the  left‐hand  side  of  the  board  provides  a  power  plane  for  all 
connections made to AC ground.  Its odd shape is attributed to the team’s efforts in minimizing charge 
collection  at particular points  in  the plane.    If  the plane was  shaped  as  a polygon with  right  angles, 
charge would collect at  these points of  transition.    In effect, charge differentials could occur between 
other points in the circuit and the charge collections on the power plane.  Ideally, the plane should have 










points were  implemented  throughout  the  design  so  probe measurements  could  be made  at  critical 
nodes.    The  ground  plane’s  connection  to  the  neutral  input  is  intentionally  disrupted  by  a  resistor 







Measured Waveforms of Test Bed 2.5 
 




A  variety  of waveforms  of  the  adapter  test  bed were  captured  and  analyzed.    Input  power 
signals, NCP1011‐related waveforms, and DC output voltages were observed via an oscilloscope.  Before 




  Initial  waveforms  were  captured  of  the  adapter’s  DC  output,  but  these  waveforms  were 
obtained  under  no‐load  conditions.    Figure  2‐31  shows  the DC  output  of  the  adapter with  a  purely 
















A9619‐C  Flyback  transformer.    The  Coilcraft  A9619‐C was  created  specifically  for  SMPS  applications 
designed around  the NCP101X  IC  family  [32].   Although both models are  similar,  the  specifications of 
each  vary  slightly.    The  turn  ratio  between  the  primary  and  secondary windings  are  equal  in  both 
models, but there may be a small discrepancy between the waveforms produced by each transformer.   
  It  is  also  possible  that  Zener  diode  D5  may  contribute  to  the  output  voltage  difference.  
Although Zener diodes are designed for specific reverse breakdown voltages, each diode model requires 
a  rated  avalanche  current  to  produce  the  expect  voltage  drop.    Therefore,  the  reverse  breakdown 
voltage may vary slightly between Zener diodes of the same model.  In addition, the pull‐up resistor of 
200Ω may vary between 190Ω and 210Ω, causing a variation in voltage on the DC output.  However, the 
team decided  that  a  small discrepancy of 600mV was  acceptable,  since many batteries  are designed 
with a reasonable tolerance of charging voltages. 
Once  the  DC  output waveform was measured,  the  switching  behavior  of  the  NCP1011 was 




















The  inclusion  of  a  snubber  circuit  dampens  the  high‐voltage  transients  caused  by  fast‐switching 
applications by creating an alternative path for current to flow during transitions.   When current flows 
through  the  snubber,  the  system  comprised  of  resistor  R2,  capacitor  C5,  and  the  inductance  of  the 
primary winding is underdamped, causing oscillations to occur in the voltage waveform until the switch 
is closed. 
Next,  the voltage at  the VCC pin of  the NCP1011  (pin 1) was observed.   Figure 2‐34 shows  the 
voltage waveform measured at the VCC pin.  The left waveform shows a small voltage ripple at a DC bias 




contingent on the adapter  load.   If the adapter  is delivering a significant amount of power to the  load, 
































  The  short‐circuit  protection  feature  of  the  NCP1011  was  further  tested  by  connecting  its 











battery  load by  introducing an output current above the maximum of 500mA.   Instead of connecting a 
low‐impedance output, a voltage source was placed across the current sense resistor R4.  The output of 
the voltage source was set  to 736mVDC, producing a current of 587mA  through R4.   Theoretically,  the 
736mV drop across base‐emitter  junction of PNP BJT Q1 would cause  the  transistor  to source current 














more  to capture  the  ripple voltage.   Figure 2‐39  shows waveforms of voltages measured across  filter 











Once  various waveforms  of  the NCP1011 were  analyzed  under  selected  load  conditions,  the 
team focused on obtaining power efficiency measurements of the adapter.  Since the ON Semiconductor 
design note claims that the adapter is highly‐efficient, it was important to verify the adapter’s small level 
of power  loss.   Power efficiency  is defined as the ratio of power delivered to the output compared to 
power  supplied  by  the  input.   Measuring  the  power  delivered  to  the  output was  simple  using  the 













Figure  2‐40:  Initial  input  power measurement  setup  for  adapter  test  bed.    The  ammeter  is placed  in  series, 
separating the live, 120VRMS input from the adapter input. 
In order to measure current, the connection between the live, 120VRMS node and the adapter input was 
broken.   Subsequently, the ammeter was placed  in series with the two  inputs.   The continuous power 
supplied  by  the  input was  then measured  by  calculating  the  product  of  the  input  RMS  current  and 
voltage: 
  ூܲே ൌ ூܸே,ோெௌܫூே,ோெௌ                  (2‐3) 
When the adapter was plugged in with a 200Ω DC load, the ammeter measured an RMS current 
of 1mA.   According  to  (2‐3),  the  supplied power  to  the adapter was 120mW.   Likewise,  (2‐2) yields a 
delivered power of 28mW.  Dividing the output power by the input power gives an efficiency of 23.3%.  
Realizing  that  the  adapter  is  a  SMPS  and  is described  to operate  at  a high  efficiency,  the  team was 
skeptical at the calculated efficiency.   
It was later determined that the ammeter was designed to measure RMS currents of sinusoidal 




the  peak  amplitude  of  the  signal.   Once  the  voltage  of  the  half‐wave  signal  begins  decreasing,  the 
capacitor  slowly  discharges,  producing  a  relatively  stable  output  signal  with  a  slight  ripple  voltage.  
Therefore, current  is drawn  from  the adapter only during  time periods when  the  capacitor  recharges 





Figure 2‐41: Example of a typical rectifier with smoothing capacitor, and  its output waveform.   Current  is only 
drawn  during  the  periods  in which  the  capacitor’s  voltage  is  charging,  so  the  current waveform will  not  be 
sinusoidal [35]. 
 
An  alternative way  of measuring  current  is  by  placing  a  series  resistance  in  the  path  of  the 
supplying voltage  source.   As  long as  the  resistance  is  small  in value,  the circuit  is not affected by  its 
presence.   Therefore,  the  team placed  a  series  resistance  in  the  return path of  the AC  input.   Using 
Ohm’s Law, the voltage measured across the resistor is linearly proportional to current flowing through 
the  resistor.   An oscilloscope probe  can  then be placed across  the  introduced  resistor, while another 
probe can be placed in parallel with the voltage source.  Figure 2‐42 explains this arrangement, showing 
Scope  A measuring  the  input  voltage  while  Scope  B measures  a  voltage  proportional  to  the  input 








  Rsense was selected to be 1Ω for  initial measurements using the alternative method.     The team 



















Under  the  test  setup  shown  in Figure 2‐43 and Figure 2‐44, waveforms  shown  in Figure 2‐45 
were observed on the oscilloscope.  Channel 1 shows the voltage across Rsense and Channel 2 shows the 











 Figure 2‐45: Oscilloscope  capture of  input power measurement using 1Ω  sensing  resistor  (left)  for  the  initial 
adapter  test  bed.    The  adapter  is  connected  to  AC  power  via  a  surge  protector.    The  observed  noise was 













The MATH  function  of  the  oscilloscope was  observed  at  an  average  of  78V2, which  translates  to  an 
average power of 780mW.  The output voltage was calculated using a multimeter to be 5.474V.  Using 















   After  obtaining  results  for  all  loads  in  question,  a  characteristic  showing  the  relationship 
between  power  efficiency  versus  load  resistance was  obtained.    Figure  2‐47  shows  the  relationship 
between the two values graphically.   As the  impedance of the output  load  increases, the efficiency of 
the adapter decreases.   On the other hand, the power consumed by components  in the adapter does 






























significantly.    The  power  efficiency  dramatically  decreases  under  100mW  output  power,  since  the 






































information  regarding  the  adapter’s  performance  under  such  terms.    Figure  2‐49  shows waveforms 
observed when the DC output rails were shorted, emulating a 0Ω load.  The measured input current was 
equal  to 13.9mARMS,  yielding  an  input power of 1.67W.   The  supplied power under  the output  short 
condition is about 1W higher than the largest power consumption observed during resistive load testing.  
However, the input power level does not meet nor does it exceed the maximum output power rating of 







  In  order  to  verify  the  power  efficiency  of  less  than  100mW  during  standby  conditions,  the 
shorted load was opened at the DC output.  Figure 2‐50 shows the input voltage and current waveforms 
used  to  measure  the  input  power  under  the  no‐load  condition.    According  to  the  oscilloscope’s 
measurement  of  the  average  current,  the  power  consumed  by  the  adapter  during  standby  equaled 














sheath  was  then  stripped  to  reveal  the  positive  and  negative  connections  to  the  plug.    Similar  to 
connecting the input of the adapter to the AC power cable, the plug from the cell phone’s charger was 
soldered onto the DC output.  Once this was completed, the adapter was setup to charge the cell phone. 
  The  cell  phone was  turned  off  and  then  plugged  into  the  adapter.   When  the  adapter was 
plugged  in,  the phone began charging.      In order  to measure  the current delivered  to  the battery, an 
ammeter was connected in series with the DC output of the adapter and the cell phone battery.  When 






of a more efficient wall adapter,  the  team plans on using an output  current detection much  like  the 
high‐current sensing subcircuit implemented by ON Semiconductor’s design.  However, the planned use 
of the detection would be to evaluate when the output current is insufficient, indicating a nonexistence 
of a  load.    In the specification goals section of this report, one of the stipulations for the design  is the 
ability to detect a threshold current of 15mA.  Since the lowest trickle current observed during the cell 
phone  charging  test was  37.4mA,  the  specified  threshold  is  sufficiently  low  enough  to  prevent  the 
hindering of the test bed’s operation while activated.  Moreover, the capacity of the battery used in the 











The  early  stages  of  the  project  involved  the  development  of  three methods  for  creating  an 
efficient wall adapter.   All three solutions address the efficiency of the adapter while approaching the 





Initial Proposals 3.1 
   
In  order  to  formulate  ideas  for  an  efficient  wall  adapter,  it  was  necessary  to  address  the 
specification goals outlined in Chapter 1.  A low‐current sense subcircuit would be required to measure 
the output current and determine  if  its value  is below the threshold built  into the design.   Secondly, a 
power interrupt circuit is needed to deactivate or reactivate the adapter according to readings from the 
low‐current sense.  Finally, an interface will have to be developed between the two so the low‐current 
sense  readings  and  decisions  will  be  relayed  to  the  power  interrupt.    Therefore,  three  specific 
approaches  to  developing  these  stages  were  designed  on  a  functional  level  to meet  the  specified 








Polling Timer 3.1.1 
 
Functionally,  there  are  two  fundamental  ways  to  actively monitor  and  record  voltages  and 
currents  in  a  circuit.    Both  of  these  ways  are  similar  to  their  software  counterparts,  and  perform 
identical functionality in different ways.  In programming, the first of these methods involves executing a 
while  loop  continuously  under  a  certain  condition.    This  behavior  is  called  polling,  as  the  loop 
repeatedly runs a set code while the Boolean expression given is true.  In analog design, polling can be 
realized with a timer IC.   
In whatever manner  it  is  implemented,  the  timer  activates monitoring  circuitry  and  adapter 
functionality periodically  according  to  a  configured  timescale.    In  the  adapter design,  it  is desired  to 




disables as many  components as allowable.   Since  the  timer  reactivates  the adapter periodically,  the 
previously  mentioned  monitoring  circuitry  will  have  regular  opportunities  to  reassess  whether  the 
adapter should remain  idle, or whether  it  is needed for sourcing a device.   The  interruption circuit can 
then respond accordingly.  The relationship of these subcircuits is illustrated in Figure 3‐2. 
 
 Figure 3‐2: Top‐level  schematic of Polling Timer  implementation.   Using  some  form of  current  sensing at  the 
output of the adapter, the Low‐Current Detection stage alerts the Interrupt Switch, which disconnects the input 
to  the  adapter.    The  Timing  circuitry periodically deactivates  the  Interrupt  Switch,  allowing  the  Low‐Current 
Detection to re‐evaluate the adapter’s current state. 
The benefits of using  this solution are  threefold.   One prime advantage of utilizing  the polling 











such  a  solution.    In  other words,  all  components  used  in  the  solution  circuit  are  additional  to  the 
components used  in  the original adapter design.   Therefore,  it  is unlikely  that existing parts will serve 
dual purposes.   The  additional  circuitry would  inevitably  increase  adapter  size  if  it  is  integrated with 
present products. 
Finally,  it  should be noted  that  the  concept of polling  can be a very  inefficient  technique  for 
monitoring  devices.    For  instance,  a  software  program  can  use  two  techniques  to  trigger  an  event:  
polling or  interrupts.   Polling forces the processor to rerun the program code every so often, which  in 
turn  forces  the processor  to  run  constantly until  the event  is  triggered.   The program  therefore uses 
processing power  that could otherwise be allocated  to other  tasks.   An  interrupt  is  the most efficient 
technique  because  it  interrupts  the  processor’s  operation  to  trigger  an  event  only  when  a  certain 




Jump Start 3.1.2 
 
Building  off  the  idea  that  an  ideal  solution would  utilize  interrupts,  the  team  concocted  its 
second  solution,  nicknamed  the  Jump  Start.    Illustrated  in  Figure  3‐3,  this  configuration  utilizes  the 
interrupt technique to reactivate the adapter after a disconnection.  The solution works in a similar way 
















a  deactivated  adapter  receives  power  from  the  external  interrupt,  the  adapter  can  be  completely 
disconnected from the AC mains when  idle.    In addition, the current‐controlled switch and monitoring 
components require little additional circuitry to be added to adapters. 
Although this solution may seem ideal, the Jump Start does contain a critical inherent flaw.  The 











The Hijack solution was the third  idea formulated by the team, and  is  illustrated  in Figure 3‐4.  
The Hijack uses existing adapter functionality to consume  little power when no  load  is attached to the 
output.    In  the  previously  discussed  ON  Semiconductor  2.5W  Low‐Power  Cell  Phone  Charger,  the 
NCP1011  high‐frequency  switching  IC  contains  a  low‐power  standby  function  [28].    The  current 
configuration  utilizes  this  function  when  high‐current  conditions  are  detected  to  prevent  potential 
overloads.    In  the original  configuration, high output  current  is detected by  a  PNP  transistor  switch.  
When  the PNP  turns on, current  is sourced  to  the optoisolator.   The activated optoisolator shorts  the 








The Hijack’s main selling point  is that  it requires  little additional circuitry to  implement for the 




However,  while  the  idea  requires  few  design  changes  to  be  made,  there  are  quite  a  few 
drawbacks to using the Hijack.   First, the switcher IC must remain powered  in order for the adapter to 
operate  in  standby.    It  is  therefore  impossible  to disconnect all power  to  the adapter during  idle‐use 













After  creating  three  approaches  to  address  inefficiencies  of  the  original  adapter,  it  became 
necessary  to  evaluate  each  approach  against  the  others  in  terms  of  both  plausibility  and  potential 
reward.    Assessing  all  ideas  critically  allowed  the  team  to make  an  educated  choice  for  preliminary 
design.   The Jump Start idea seemed to be the ideal implementation since it would allow the adapter to 
consume 0W during standby.  However, the Jump Start’s dependence on an external source outweighed 










The effectiveness of  the Hijack was  another  concern.   While building  the  test bed,  the  team 
recorded waveforms of the NCP1011’s output (pin 5).     Figure 2‐36 below shows the IC’s typical active 
output characteristic, as well as the output of the same pin taken after the adapter had entered its low‐










mode, there  is still a significant amount of 100kHz activity produced by the IC.   Since the Hijack  idea relies on 
this mode, it would not be able to reduce power consumption much below 300mW. 





Current Sensing 3.2.1 
 
In order  to deactivate  the adapter under appropriate  circumstances and decrease  idle power 
consumption, the solution must have circuitry that can sense current.  The ability to sense current would 
allow  the  adapter  to  identify  when  a  load  is  connected  and  decide  whether  it  is  appropriate  to 
deactivate.  The team reasoned that the easiest way to identify such a standby condition was to monitor 
the current flowing through the output of the adapter.  Several current‐sensing options were proposed 
by  the  team  as  potential  choices  for  the  current‐sensing  stage.    These  ideas  fell  into  one  of  two 










field, a  force  called  the  Lorenz Force acts perpendicular  to both  the  current and  the direction of  the 
magnet flu   Mathematically, this force is expressed as: ic  x density.


















eliminated using  a  filter  capacitor, while  the DC offset  can be  eliminated using  a  coupling  capacitor.  
From  this point on  the  representative DC  voltage  can be  analyzed using digital or  analog  comparing 
techniques.    Schmitt  triggers  and other op‐amp‐based  comparators  are possible  solutions  for  analog 
comparison of voltages while a combination of logic gates and ADCs and DACs provide a possible digital 
comparator circuit.   Finally, an  interrupt switch would be  implemented to disconnect or reconnect the 







  A current transformer  is designed around the principle of coupled  inductors with an  iron core.  
Its basic schematic  is shown  in Figure 3‐7 [39].   AC current  is sent through the primary winding of the 
coupled configuration, causing a magnetic flux to appear in the iron core.  The magnetic flux also varies 
in  value  causing  a  current  to  flow  through  the  secondary winding.   According  to  Faraday’s  Law  this 
alternating ic flux is related to the coil voltage by:  magnet




Similarly t c dary voltage can also be related to the same magnetic flux: ,  he se on
























According  to  (3‐5),  the currents  through  the primary and secondary coils are also proportional  to  the 
turn ratio. 
 Figure 3‐7: Schematic of an ideal transformer [39]. 
Similar  to  the  Hall  Effect  sensor,  the  current  transformer  implementation  would  require 




unable  to  output  power  equal  to  its  input  power  due  to  internal  losses.    Leakage  currents  and 
magnetizing inductances in the transformer dissipate a fraction of the input power.  In addition, the size 
and cost of current  transformers are  large compared  to other electrical components, causing  the end 
product to become much larger, heavier, and more expensive than originally planned. 
Difference Amplifier IC 
Analog  Devices  offers  a  product  called  the  ADM4073:  Low  Cost,  Voltage  Output,  High‐side 
Current Sense Amplifier  [40].   The  IC utilizes an  internal op‐amp  in an adder configuration biased with 
resistors  to apply  to one  input a gain of 1, and  the other  input a gain of  ‐1.   The ADM4073 could be 
applied  to  the  current‐sensing  circuit  exactly  as  suggested  in  the  schematic  in  Figure  3‐8, with Rsense 
placed  in  series with  the DC output of  the  adapter.   Vout on  the  IC would  then provide  the  current‐
sensing system with a voltage proportional to Iload.   When the adapter’s current drops, such as when a 
load device  is unplugged,  the output voltage of  the  IC would also drop.   This output voltage could be 












3. The  device’s  need  for  supply  voltage.    As  an  active  device,  it  will  need  a  dedicated  power 
connection to operate, and while the required current  is a  low 500µA, ensuring that  it remains 









Often  referred  to  as  a  high‐side  current‐sensing  amplifier,  this  circuit  is  a  custom 
implementation of  the Analog Devices ADM4073  IC described previously  [40].   The high‐side current‐
sense amplifier  refers  to  the placement of  the current‐sensing  resistor between  the  source and  load, 
which  avoids  adding  resistance  to  the  ground  of  the  circuit.    Similar  to  the  implementation  of  the 
ADM4073,  load  current passing  through  the  sensing  resistor develops  a  linearly proportional  voltage 




ܫ ܴ  (3‐6) ܭ ௌܴௌ ൌ ܫை






The  sensor output  voltage  is proportional  to  the  load  current  as derived by  (3‐8).   A  current 
mirror  can  be  included  to  amplify  the  output  current  by  a  factor  of  K,  if  a  larger  output  voltage  is 
desired.  The entire schematic is shown in Figure 3‐9  [40]. 
 Figure 3‐9: Current‐sensing amplifier outputs a voltage proportional to the load current [40]. 








  The  BJT‐based  current  detection  utilizes  a  current‐sensing  resistor  to  incur  a  voltage  drop 
proportional to the output current.  This technique is similar to the built‐in high current detection in the 
ON Semiconductor adapter configuration [27].  The proportional voltage is connected in parallel to the 
base and emitter  respectively of a NPN bipolar  junction  transistor  (BJT).   The BJT  turns on when  the 









The model  in  Figure 3‐10  exemplifies  the  general  implementation of  the  current  sense.    The 
current source  I1 represents the output current of the adapter, which  is 500mA.   Most of the current 
flows through current‐sensing resistor R1 while a small amount of current flows through the base of the 
2N3904 BJT.  When current through the 3Ω resistor produces a voltage of about 0.7V, the BJT turns on 
and  allows  current  to  flow  from  its  emitter  to  its  collector  terminals.    The  collector‐emitter  current 
equals the voltage across the 1kΩ resistor divided by  its resistance, which  is around 30mA.   The same 
current activates  the optocoupler.   Once  the output  current of  the adapter drops below 200mA,  the 
voltage across the base and emitter of the BJT becomes less than 0.7V.  In effect, the transistor and the 
LED in the optocoupler are turned off. 
Once  the  presented  current‐sensing  ideas  were  conceived,  the  team  created  a  qualitatitive 





















Cost‐Effectiveness  NO  NO  Yes  Yes  Yes 
Low Power  ‐‐‐  ‐‐‐  Yes  Yes  Yes 
Availability  ‐‐‐  ‐‐‐  Yes  Yes  Yes 
Durability  ‐‐‐  ‐‐‐  Yes  Yes  NO 
Ease of Manipulation  ‐‐‐  ‐‐‐  NO  Yes  ‐‐‐ 
Compactness  ‐‐‐  ‐‐‐  ‐‐‐  Yes  ‐‐‐ 
 
  The criteria shown  in the first column of the table are  listed  in order of  importance.   Since the 
purpose of the envisioned device is to save money, the final product must be designed for the smallest 
cost possible.   The Hall Effect and  transformer‐based options are  simply  too expensive,  so  they were 
quickly  eliminated  as  viable  options.    Low  power  consumption  is  an  inherent  requirement  for  an 


























  In  general,  power  transistors  are  similar  in  operation  compared  to  their  small‐signal 
counterparts.   However, power transistors are custom‐designed to handle higher voltages.   One of the 
primary advantages of using a power BJT  is  its high bandwidth and  its  isolation between the base and 




power BJT.   The  small  β‐factor of  the power BJT necessitates a  large bias  current at  the base of  the 













able  to  handle  high‐voltage  AC  signals.   When  an N‐Channel MOSFET  is  placed  in  reverse  bias,  the 
reverse breakdown voltage is high, allowing much of the source current to flow.  On the other hand,  if 
















  Relays  are  electromechanical  switches  that  rely  on  magnetism  to  physically  connect  and 
disconnect  contacts.   Unlike  semiconductor  devices,  relays  are  able  to  physically  break  a  circuit  and 




transistor.   The  latching relay  is triggered at  its gate and  latches on one contact until a second trigger 
voltage  is experienced.   The benefit of the optorelay  is that  it disconnects the  input while maintaining 
isolation between the input and output stages.  The latching relay, on the other hand, holds its position 
even when  the  gate  power  is  disconnecting,  providing  independence  from  a  constant  supply  power 
source. 
However,  because  of  its  mechanical  nature,  relays  have  inherent  flaws  for  relatively  small 








The  capability  of  handling  high  voltage  is  next  in  importance  since  the  determined  method  must 
disconnect an input rated at 170V.  Low power consumption is third in the list to comply with one of the 









Cost‐Effectiveness  Yes  NO  Yes  Yes  NO 
High Voltage Capability  Yes  ‐‐‐  Yes  Yes  ‐‐‐ 
Low Power  Yes  ‐‐‐  Yes  Yes  ‐‐‐ 
Availability  Yes  ‐‐‐  Yes  Yes  ‐‐‐ 
Durability  Yes  ‐‐‐  Yes  NO  ‐‐‐ 
Compactness  Yes  ‐‐‐  Yes  ‐‐‐  ‐‐‐ 






  After  evaluating  each  potential  method  by  its  cost‐effectivness,  the  three  semiconductor 
options  still  remained:    the power MOSFET,  the  TRIAC,  and  the power BJT.   Although  each of  these 
devices is comparable in size, the power BJT has a small β‐factor, thus requiring a significant bias current 





of  power MOSFETs  that  can  handle  high‐voltage DC  signals  across  their  drain  and  source  terminals, 
there are few that can withstand high‐voltage AC signals.   TRIACs, on the other hand, are designed for 
such  conditions.    Normally,  the  difference  between  disconnecting  the  power  before  and  after  the 




  After  evaluating  each  initial  proposal,  the  polling  timer  technique was  chosen  as  the  team’s 
general approach to designing an efficient wall adapter.  In particular, it was determined that the polling 
timer would be designed with a  low‐current sensing circuit as well as a power  interrupt switch.   After 




inductors  and  capacitors.   While  capacitors  charge  and  discharge  to  certain  voltages,  inductors  vary 
between  current peaks  and  troughs.   However,  inductors  are  relatively  expensive  compared  to  their 




Two  basic  implementations were  discussed;  one  configuration  placed  the  capacitive  control  on  the 
output stage of the circuit, while the other arranged the control on the input side.  In order to determine 
which  implementation was most  logical,  the  team  analyzed  each  by  several  criteria:    size,  cost,  and 
power consumption.   
 







  In order  to meet  the  low‐power  specification  goal  stipulated  in Chapter 1,  the  team made  a 
concerted  effort  to utilize passive  components  as much  as possible.    The passive  timer  consists of  a 
simple,  first‐order RC circuit whose  time constant  is determined by  the product of  the  resistance and 
capacita iven in (3‐9). nce as g
  ߬ ൌ ܴܥ   (3‐9)   
For long delays between polling, a large combination of the resistance and capacitance is needed.  The 
time constant specifies the delay required for the output voltage to match 63% of the input voltage.  If a 

























  Prior  to a detailed analysis and design of  this configuration,  the  team ascertained  the  several 
advantages  and  disadvantages  of  using  the  capacitive‐based  polling method.    In  terms  of  cost,  the 
natural  inclination of purchasing one capacitor  instead of multiple components  for a  timing subcircuit 
suggests a benefit.  However, large‐value capacitors required for such a circuit may be large in physical 
size as well, providing complications in implementing the circuit into a present adapter.  In addition, the 
power consumption of  this method  is questionable, since extra energy will be  required  to charge  the 
capacitor  to  the proper voltage.   Moreover, power  surges caused by  the constant  reactivation of  the 
adapter  may  increase  power  consumption.    Although  simplistic  in  operation,  the  capacitive‐based 
polling timer may provide many complications if implemented in the adapter. 
 
Monostable Multivibrator-Based Polling Configuration 3.3.2 
 
 
Figure 3‐15:   Schematic  for adapter reactivation.   The TLC555 subcircuit periodically reactivates the P‐Channel 























Using  the pin  layout described  above,  the  timer  can operate  in  several multivibrator modes:  
astable,  monostable,  or  bistable.    The  astable  multivibrator  is  one  of  the  most  popular  timer 
configurations due to  its perpetual operation.    In fact, the team considered using this configuration  in 
the polling circuit.  However, its constant operation is also a drawback.  Even if a load was connected at 
the output, an astable multivibrator, by definition, would not settle into a stable state, but would rather 
continue  polling  the  adapter.    Polling  while  a  load  is  connected  does  not  necessarily  disrupt 


























  Overall,  it  seems  that  the monostable multivibrator‐based polling  timer has  several positives 
that make it an attractive choice.  However, there are two key drawbacks to this implementation.  Along 
with  the  possible  cost  increase  of  a monostable  configuration,  the multivibrator‐based  polling  timer 
must operate on the AC‐side of the adapter.  The absolute maximum supply voltage for the 555 timer is 





















team  began  implementing  each  stage  at  the  component  level.   While  two  separate  techniques  are 










The  list  of  guidelines  above  allowed  the  team  to  design  an  efficient  wall  adapter  that  met  the 
specification goals outlined for this project.    
 
Low-Current Sensing Circuit 4.1 
 
In  the  previous  chapter,  a  functional  flowchart  was  presented  to  demonstrate  low‐current 
sensing functionality.  In addition, it was determined that the team would use a difference amplifier and 
















In  order  to  appropriately measure  the  current,  the  proportional  voltage must  be  amplified.  








the output  current  is  sufficiently high.   However,  if  the amplified voltage  is  less  than or equal  to  the 
reference, the circuit must notify the power cutoff stage of a low‐current condition so the adapter can 
be deactivated temporarily due to an insufficient amount of output current.   







sensing  resistor.    The  remaining  requirements  were  met  using  an  open  loop  comparator  and  an 
optoisolator.   
In analog design, the operational amplifier can be arranged to function as a digital gate.  Figure 
4‐2  shows  the op‐amp  configured  as  an open‐loop  amplifier with  an  inverted output.    If  the  voltage 
input VDIFF is higher than the reference voltage VREF, the voltage at VOUT will be low.  On the other hand, 
VOUT will be high  if VDIFF  is  less than VREF.    In the open  loop configuration, the voltage difference at the 
input  is amplified with a very high gain.   When VDIFF  is  slightly greater  than VREF,  the negative voltage 




















  Realistically,  operational  amplifiers  contain  non‐idealities  that  affect  their  operation.    For 
instance, the output of a general‐purpose op‐amp is only able to come within a few hundred mV of the 
supply rails.  This behavior is attributed to the internal MOSFETs of the output stage within the op‐amp.  
When  the output  voltage  is between  its minimum and maximum  values,  the MOSFETs  in  the output 
stage operate in the active region.  However, when the voltage difference at the input drives the output 











voltage  limits must  be  taken  into  consideration  when  choosing  an  optoisolator.    Nevertheless,  the 
function of  an open‐loop  comparator  configuration meets  the  third  requirement  for  the  low‐current 
sensing circuit design.   
Like  the high‐current sensing circuitry already existent  in  the original adapter design,  the  low‐





to  alert  power  cutoff  circuitry  of  a  low  output  current  condition.    Figure  4‐3  shows  the  open  loop 
comparator  directly  connected  to  a  MOC3023  optoisolator  [45].    Theoretically,  the  output  of  the 




Figure 4‐3: Theoretical arrangement of  inverting  comparator and  LED of optoisolator.   However,  current and 
voltage limitations must be overcome. 
 
  Fundamentally,  there  are  two  reasons why  this  arrangement will  not  function  as  expected.  
First,  an  activated  LED  incurs  a  specific  voltage  drop  and  requires  a minimum  amount  of  current.  
Therefore, a resistor must be placed in series with the LED to incur the remaining voltage drop, as well 
as regulate the amount of current that flows through the LED.  Moreover, the output current limit of an 














be 5V.   When VOUT  is 5V,  the base‐emitter voltage drop will be around 0.7V  (if silicon‐based), and  the 
potential at the emitter of the BJT will be 4.3V.  Since the LED in the MOC3023 optoisolator is rated for a 
forward bias voltage drop of 1.15V, the voltage drop across resistor R22 will consequently be 3.15V.  As 
a  result, around 9.5mA would  flow  through  the LED, allowing  it  to emit  light given  that  the minimum 
forward bias current rating is 5mA.   
Figure  4‐5  shows  a  comprehensive  schematic  of  low‐current  sense  circuitry.    The  difference 









low‐current  sense  circuit  since  it was  a  rail‐to‐rail  input  and  output  op‐amp  compatible  for  a  single 





chosen  large enough  to  filter unwanted  components out of  the  signal.     The  capacitance of C12 was 
chosen to be 10μF since it was both a sufficiently‐high value and a common component in the adapter. 
  Given a 1.2Ω value for R4, the ratio of resistances in the difference amplifier can be determined.  
According to equations specified  in the  last chapter  for the difference amplifier, the output voltage of 








  The  output  of  the  difference  amplifier  is  simplified  by  (4‐1)  to  be  equal  to  the  voltage  drop 








VREF was  chosen  to  be  2.5V  to  provide  the maximum  range  of  amplification  for  both  sufficient  and 
insufficient currents.   If the expected amplified voltage  is divided by the measured voltage drop across 


















R20 and R21 were each set  to 100kΩ  to bias  the  inputs  to  the comparator equally.   Using Kirchhoff’s 
Voltage w  , the ax  r sista La (KVL)  m imum e nce of R22 was calculated: 
  ௅ܸா஽ െ ܫ௅ா஽ܴ௅ா஽ ൌ 0 ՜ 4 െ 0.7 െ 1.15 െ ሺ0.005ሻܴଶଶ ൌ 0  (4‐3) ௢ܸ௨௧ െ ஻ܸா െ





  Given  a  DC  current,  a  proportional  voltage  is  produced  across  the  1.2Ω  resistor,  which  is 
amplified by approximately 180.    If  the current  is sufficiently high,  the comparator output will remain 
low  and  the  current  amplifier will  remain  off.    The moment  this  current  falls  below  a  certain  value 
(between 10mA and 15mA), the amplified voltage will be  less than the reference voltage of 2.5V, and 
the  comparator will  be  driven  high.   NPN  BJT Q2 will  provide  current  to  the  LED  of  the MOC3023, 
signaling a  low‐current condition.   Since  this  stage of  the  solution  includes active devices,  the output 
current will be monitored as  long as  the adapter  is on.   Once  the adapter  is deactivated,  the current 
sense circuit shown in Figure 4‐6 will turn off.   
  The  low‐current  sense  stage  provides  all  necessary  processing  to  correctly  calculate  output 





beginning of  this section  is met using the current‐sensing resistor R4  to output a  linearly proportional 











manufacturers a dual‐channel operational amplifier  IC called  the TLC27L2  [47].   This particular model 
was chosen for two reasons.     The cost of purchasing a dual‐channel  IC was  less than the total cost of 
two, one‐channel ICs, and the output voltage range is rated 1V less than the supply rail difference.  The 
TLC27L2  Dual‐Channel  Operational  Amplifier  [47]  from  Texas  Instruments  provides  a  cost‐efficient 
alternative to the OPA344 [46]. 
 
Adapter Cutoff and Reactivation Circuit 4.2 
 








feedback of  the MOC3023 optoisolator.    If  the output  current  condition  changes  from normal  to  an 
excessive amount above the maximum rating, the subcircuit maintains stable operation since the high‐
current  sense  preconfigured  in  the  adapter  handles  such  cases.   However, when  the  output  load  is 
disconnected,  the MOC3023  triggers  the  cutoff  circuitry  to  deactivate  the  adapter.   Once  the  cutoff 
circuitry cuts the power connection to the primary winding of the transformer, the system waits for a 
determined period of time before reactivating the adapter.   While there  is a no‐load condition on the 
adapter output, the flowchart follows the  left‐hand process flow.   When a  load  is connected to the DC 
output, the process  flow  follows the right‐hand side of the chart.   The active nature of the cutoff and 
reactivation circuitry eliminates the possibility of a permanently deactivated adapter.   

















astable multivibrator.    Each  type of multivibrator  configuration  could be used  to  realize  the periodic 
reactivation requirement for the power cutoff circuitry.  However, the 555 IC requires continuous power 
for proper operation.  Therefore, the timer must be powered whenever the adapter is plugged into the 
AC  input, regardless of output  load connectivity.   The problem with powering the 555 timer on the AC 
side of the isolation is producing a constant low DC voltage from a high‐voltage source.    
 Since most inexpensive 555 timers require input sources of 5V to 15V, the team analyzed ways 
to  step down  the 170VDC  rail  to a workable  low‐voltage  signal.   Common  voltage  regulators,  such as 
buck‐boost converters, are relatively expensive to purchase.  LED driver devices were also researched as 
a possibility,  like  the Supertex HV9921  [48].   The Supertex HV9921 accepts a DC voltage ranging  from 
20V  to  400V  and  converts  it  into  a  7V  output.   While  the  Supertex  HV9921  was  cost‐effective,  it 
consumed a substantial amount of power, particularly between 175 mW and 300mW on its own [48].  It 
was finally determined that a Zener‐based voltage regulator provided the ideal solution.   
Zener  regulators  are often overlooked  as  a  voltage  converter utility because  they operate  at 
poor efficiencies with high‐impedance loads.  For instance, a Zener diode may only deliver 100µA to the 
load while  sinking 10mA.   However, because  the Zener breakdown  voltage  is only around 3% of  the 
supply voltage of 170V, a very  large  resistor  can be placed as a pull‐up  resistor between  the diode’s 






portion of  the voltage while producing a  low current.   The  latter part of  the converter consists of  the 
Zener diode and  the 555  timer as  the  load.   The 1N5229B breaks down  in  the neighborhood of 4.3V 













ൌ 333 ߤܣ  (4‐5) 
The source o tu be determined:  p wer, in  rn, can also 
  ௌܲ ൌ 170 ൈ ܫ௦ ൌ 56.5 ܹ݉  (4‐6) 
Assuming this is the finalized value, the adapter’s standby consumption would be greatly reduced, since 
56.5mW is much less than the rated 300mW. 




ൌ 308 ߤܣ  (4‐7) 
This value  is slightly  larger than the nominal supply current of 250μA, but can still represent an actual 
load cur n     diode is now found subtracting the source and load currents: re t. The sink current of the Zener
  ܫ௓ ൌ 333 ߤܣ െ 308 ߤܣ ൌ 24.3 ߤܣ  (4‐8) 
This current value is very small, allowing a majority of the source current to flow through the load.  The 
efficiency  of  this  regulator  is  attributed  to  the  large  attenuation  of  the  source  voltage  to  the  load 
voltage.    If  a  small  supply  voltage was  applied  to  the  regulator,  the  sink  current of  the  Zener would 
become  a  larger  proportion  of  the  total  current  supplied  by  the  source,  effectively  decreasing  the 
efficiency of the system.   
The netlist  and  schematic  shown  in  Figure  4‐8  represent  the  scenario described  above.    The 
configuration was simulated in PSpice using a model created by Diodes, Inc. for the 1N5229B [50].   
  































shown  in Figure 4‐8 schematic.   Resistor and Zener values may need modification to save power and  increase 
load voltage, but this step‐down application appears to work. 
 
  The  last  three plots show  the power consumption calculations  for RS, RL, and X1.   The power 
consumed by RS is very close to the source power of 56.5mW, since it experiences a large proportion of 
the 170V  source.   The  load power  consumption  is  shown  to be  around 1.1mW, which  is  around  the 
1mW nominal supply power of the micro‐power 555 timer  [44].  Lastly, the Zener power consumption is 







Initially,  the power  cutoff  circuitry  for  the adapter was designed as  illustrated  in Figure 4‐11.  
When  current  is  flowing  through  the  output  of  the  adapter,  the  current‐sensing  stage  keeps  the 
110 
 
MOC3023 active and the  input current  flowing regardless of the state of the polling stage.   When the 
load device is unplugged and the current stops flowing, the current‐sensing stage will shut off the TRIAC, 
deactivating the adapter.  With the TRIAC deactivated, the only way for current to flow into the adapter 





control  the  functionality  of  the  adapter while  the  555  can  still  reactivate  it  from  the  opposite  side  of  the 
isolation barrier. 
 
The schematic  in Figure 4‐12 shows  the planned  implementation  for polling  the adapter.   The 
rectified  AC  input  is  connected  to  the  top  rail  and  AC  ground.    The  Zener  is  chosen  to  have  a  5V 
breakdown voltage.   The resistor, on the other hand, takes on the remaining 165V.   The 5V across the 













  Although  the  team  planned  on  using  an  N‐Channel  enhancement mode  power MOSFET  to 
deactivate  and  reactivate  the  adapter,  the  present  configuration  did  not  accommodate  its 
implementation.   Since the output of the 555 timer  is 170V, the necessary voltage difference between 
the gate and source terminals of the MOSFET cannot be obtained.  The high output of the 555 timer was 
measured at around 170V, and  the  low output was measured around 150V.   Therefore, a P‐Channel 






of  the  555  seemed  to  be  the  necessary  implementation.    However,  an  astable  multivibrator 
continuously polls regardless of adapter operation.   When the adapter  is functioning normally with an 
output  load, there  is no need for the 555 timer to continue  its polling behavior.     Therefore, the team 
investigated the possibility of a monostable multivibrator configuration.   The 555 timer’s output could 





at  the  trigger pin of  the  timer  to  the 555  IC’s ground, causing  the output  to  transition  from stable  to 
polling.   While  the  555  timer  is  unstable,  a  resistor  and  capacitor  combination  dictate  the  delays 
between polling.  While the output of the adapter has no load, the MOC3023 will repeatedly short the 
trigger pin of the 555 whenever the adapter is reactivated.  Only when a load is connected will the 555 


























Capacitive Polling Method 4.2.2 
 
Although the 555 timer‐based polling circuit offers a low‐power method of polling the adapter, 
it  falls  short  of  providing  an  overall  power  consumption  of  0W.    Therefore,  the  team  designed  an 
alternative polling method that exclusively utilized passive components.    In order to create a circuit to 
perform this functionality, an energy storage device is required.  The rate at which energy is stored and 
discharged  from  the  device  determines  polling  frequency  of  the  adapter  during  standby.    A  large 
capacitor  could  serve  as  this  energy  storage  device,  providing  long  charging  and  discharging 
characteristics.    Figure  4‐14  shows  the  capacitive‐polling  design  designed  by  the  team  in  efforts  to 
minimize standby power consumption. 
 
 Figure 4‐14: Final  low‐current sensing schematic with added polling capacitor CP.   Capacitor will hold the  low‐
current flag voltage, keeping the adapter deactivated until it discharges. 
 
Polling capacitor CP  is placed  in parallel with the MOC3023’s  internal LED and R22.   When the 
current‐sensing  circuit detects  a  low  level of  current,  it  charges  the  capacitor  and  activates  the  LED, 
which  in  turn  triggers  the  disconnect  circuitry.   Once  power  has  been  disconnected  from  the  entire 
adapter,  the  capacitor begins  to discharge  through MOC3023’s LED and R22.   While CP discharges  its 
stored  energy,  the  LED  in  the  optoisolator  remains  active,  keeping  the  adapter  in  a  dormant  state.  
When the capacitor discharges below a certain voltage, the LED is unable to emit light and the adapter is 








modified  in  the capacitive‐polling design  to  include  the capacitor CP.    In order  to minimize  the polling 
frequency of  the adapter,  the value of CP must be very  large.   Therefore,  the value chosen  for CP was 
10mF.  The 10mF capacitor provides the polling nature for the adapter in zero‐load conditions.   









The  capacitor,  LED,  and  resistance  remain  in  their own  circuit  loop,  causing  the  capacitor  to 
discharge  its  stored  energy  through  the  LED  and  the  resistance.    The  LED  remains  activated  until 
capacitor CP discharges to approximately 2.8V.   At this value, the forward bias voltage drop across the 
LED  forces the current to drop below the holding current, turning the device off.   However, the delay 
caused  by  the  10mF  capacitor  allows  the  system  to  poll  for  a  load  connection  before  periodically 
reactivating itself.   








  ߬ ൌ ܴܥ  (4‐10) 
  For a first order system, this constant represents the time needed for the voltage to drop to 37% 
above  its  final  value.    In  this  circuit,  the  LED will be deactivated  after one  time  constant due  to  the 
forward  bias  voltage  drop.    Therefore,  the  capacitance  needed  for  the  adapter  to  be  off  for  10s  is 
calculated: 
  10 ൌ 330ܥ ՜ ܥ ൌ 30.3݉ܨ  (4‐11) 
According  to  (4‐10),  a  capacitor  of  30.3mF  is  needed  for  the  desired  polling  period.    However,  a 
capacitor of that value is very expensive and relatively large compared to other devices in the adapter.  
The team decided to use a 10mF capacitor, as its physical size was not too hindering.  Plugging this value 
into (4‐8   su e   olling period: 
117 
 
) re lt d in a much smaller p
  ߬ ൌ ܴܥ ൌ 330 ൈ 10݉ ൌ 3.3ݏ  (4‐12) 
Although  it  is  only  one‐third  of  the  desired  value,  the  3.3s  period  should  still  be  long  enough  to 
effectively poll the adapter. 
After designing the capacitive‐polling adapter’s DC circuitry, focus was shifted to  implementing 
the  power  cutoff  subcircuit.    Although  the  TRIAC  was  originally  chosen  to  perform  as  the  power 
interrupt for the adapter, the team was unable to use the MOC3023’s output to deactivate the adapter.  
Since the MOC3023 remains on while the adapter  is supposedly deactivated, the TRIAC output cannot 
be  used  to  interrupt  power  to  the  transformer.    The  cutoff  circuitry  called  for  an  inverting 





Figure  4‐16:    Adapter  cutoff  schematic;  disconnection  circuitry was  redesigned  to  allow  an  active  TRIAC  to 
disable the adapter, which is opposite to its foreseen function.  Resistive voltage divider keeps MOSFET’s gate‐
source  voltage  from  exceeding  component  limits, while  simultaneously  keeping  TRIAC  current  below  active 
holding level [51]. 
 
The  adapter  cutoff was  designed  to  break  the  rectified  170V  input  line when  low  current  is 
detected at the output, and to connect the input to the transformer when a sufficient value of current is 
detected  at  the DC  load.    If  the MOC3023  is  activated,  the 170V  line  is  connected directly  to  the P‐
Channel MOSFET gate via its TRIAC output.  In effect, the voltage drop from the source of the MOSFET to 









Once  the  power  cutoff  circuitry  was  developed,  the  capacitive‐polling  adapter  design  was 
completed.  The layout of the capacitive‐polling method meets the requirement specified for the power 
cutoff circuitry and adapter reactivation.  Although a TRIAC was not used as the actual power interrupt 
switch,  the MOC3023’s  output was  used  to  trigger  a  power MOSFET  to  activate  and  reactivate  the 
adapter, which satisfied the circuit’s first two requirements.  The third requirement was achieved using a 
large capacitor to poll the adapter periodically.  In order to determine which polling adapter consumes 





In  the previous  chapter,  the  team designed  two  separate  adapter models  that utilize  polling 
during standby mode.    In order  to definitively determine which model consumes  the  least amount of 
energy while maintaining adapter functionality, a variety of tests were conducted on each design.  The 
two designs each contain  their own advantages and drawbacks.   While  the capacitive‐polling adapter 
uses passive devices exclusively in its layout, the polling period of the adapter during standby is limited 
by  the  time constant determined by  the polling capacitance and  the series  resistance.     On  the other 
hand, the 555 timer‐based polling adapter can be programmed for a long polling period, but constantly 
consumes  power  regardless  of  the  output  load  condition.    However,  the  desired  outcome  of  the 
following  measurements  is  to  determine  at  least  one  configuration  that  will  reduce  the  original 
adapter’s standby power consumption by 75%, as specified in Chapter 1 of this report. 
 
Capacitive Polling 5.1 
 
The  capacitive‐polling  adapter  configuration was  tested  prior  to  the  555  timer‐based  polling 
adapter because it would have been the ideal choice had it performed up to the project’s specification 
goals.    The  team  believed  that  the  design would  only meet  specifications  if  the  polling  period was 
lengthened  as much  as  possible.    Efforts were made  in  designing  the  capacitive‐polling  adapter  to 










To emulate the power cutoff circuitry deactivating  the adapter when the  low‐current  flag was 





















power  cutoff  circuitry will deactivate  the  adapter, but may not  represent  the  actual  time period.    In 
addition,  the manual disconnect of  the AC  input power  is not  a  true  representation of power  cutoff 
















the  low‐current sense alerts  the power cutoff circuitry of a no‐load condition.    In  the  first  test of  the 
capacitive‐polling adapter,  the capacitor was allowed  to discharge  its energy well after  the MOC3023 
began to deactivate.  Since the propagation delay of low‐current sense processing is small with respect 
to  the  time  constant  of  the  polling  capacitor’s  voltage  characteristic,  capacitor  CP  is  only  able  to 
discharge to a 2.5V potential in the actual adapter model.  Once the low‐current sense alerts the power 
cutoff circuitry of the insufficient amount of output current, power is disconnected from the DC side of 











555 Timer Polling 5.2 
 
After  the  capacitive‐polling  adapter was  ruled  out  as  a  potential  design  implementation,  the 
team  focused  its  efforts  on  manipulating  the  555  timer‐based  polling  adapter  to  meet  project 






In  Chapter  4,  it  was  determined  that  the  555  timer  would  be  configured  for  monostable 
operation to consume  the  least amount of power during both operating and standby conditions.   The 








circuitry, breadboards were used  to  implement  the  low‐current  sense as well as  the polling  circuitry.  
Wire  connections  were  attached  to  specific  nodes  of  the  test  bed  and  then  connected  to  the 
appropriate  nodes  on  the  breadboard  implementations.    Figure  5‐5  shows  the  additional  wires 





Figure 5‐5:  Shown  is  a  close‐up  view of  the  adapter  test bed  configuration used  for 555  timer‐based polling 
adapter tests.   The red and black wires on the right are attached to the DC output and the orange and yellow 
wires above the DC output are connected across the current‐sensing resistor R4.    In addition, two more wires 
were  connected across output  filter capacitor C4  to provide a 5V  supply  for  low‐current  sense circuitry.   The 
purple and leftmost orange wires were attached to the 170VDC rail and AC ground respectively to provide power 





sensing  and polling  circuitry.    The  right‐hand breadboard  in  the  figure holds  all  circuitry  for  the  low‐current 
sense, while  the  left‐hand  breadboard  holds  the  555  timer  polling  subcircuit.    The  green  and  yellow wires 
provide the feedback connection between the TRIAC output of the MOC3023 and the 555 timer.  The white and 































Once  two oscilloscope probes were arranged according to the  layout shown  in Figure 5‐8, the 
adapter was  plugged  in  so  the  team  could  observed  the  resulting waveforms.    Figure  5‐9  shows  a 
standard  120VRMS  voltage  reading  on  channel  2  of  the  oscilloscope,  but  channel  1  shows  the  input 
current coupled with noise from the AC line.  It was determined in Chapter 2 that this noise is due to the 
three‐phase to single‐phase power conversion carried out before power  is delivered to the consumer.  





While  RSENSE  is maintained  at  10Ω,  the  adapter  is  connected  to  the  wall  outlet  via  a  surge 
protector.   When  the  surge  protector  is  switched  to  the  off  position,  the  oscilloscope  observes  the 













After  subsequently  switching  the  surge protector  to  the on position,  the oscilloscope  reading 
shown  in  Figure  5‐11 was observed during  the  adapter’s polling period.   Although  the  input  current 








  When  the adapter’s output  is coupled with a  resistive  load, a much different  input current  is 
observed.    Figure  5‐9  shows  an  oscilloscope  reading  of  the  input  voltage  and  current when  a  200Ω 
output load is connected to the adapter.   




files.    For  each  input  current measurement,  the  data  from  the  noise  captured  in  Figure  5‐10  was 










































the modified adapter  is negligible during charging.   Moreover, since adapters operate  in standby more 
















  While  the  original  test  bed  was  measured  to  consume  201mW  standby  power,  the  PCB 
implementation  was measured  to  consume  224mW  during  no‐load  conditions.    The  discrepancy  in 
power values can be credited to either the deviation of component values or the increased precision of 
measurement used  in  the new calculations.   Nevertheless, the results showed a substantial savings of 
85% less power consumption with the modified adapter implemented, exceeding the specification goal 
of a 75% reduction.   Figure 5‐13 shows a simulated plot of the modified adapter’s power consumption 
and  the unmodified adapter’s power  consumption over a period of 250  seconds.   The adapters both 







































a  load.    To  collect  the  necessary  data,  16  resistor  values  in  the  range  of  100Ω  to  1.5kΩ were  each 
connected to the output  load and the output power was measured for both the original and modified 
adapter  implementations.    The  resulting  plot  of  the  measured  data  provides  an  alternative  visual 
representation for seeing the effect of the modified solution on standby power consumption.  It should 




























be accomplished  in  the design.   Since  the  tested 555  timer‐based adapter model utilized operational 
amplifiers  and  power  MOSFETs  whose  individual  costs  exceeded  the  project’s  budget,  the  team 
researched for potential alternatives to substitute into the design.  In Chapter 4, the team describes how 
a dual‐channel op‐amp IC called the TLC27L2 was used to replace the two OPA344 op‐amps used in the 
low‐current  sensing  circuitry,  and  how  the  FQPF2P25  p‐channel  power MOSFET  was  purchased  to 
replace  the  IRF9640.    Originally,  the  team  believed  that  the  specifications  for  the  substituted 
components were similar to the original parts used in the design.  While the FQPF2P25 power MOSFET 
was  successfully  implemented  in  the  design,  the  incorporation  of  the  TLC27L2  disrupted  system 







After  troubleshooting  the  circuit,  the  team  reexamined  the  datasheet  specifications  for  the 
TLC27L2.   It was determined that although the TLC27L2 consumes much  less power (135µW) than two 
OPA344  ICs,  the  input and output voltage  ranges of each op‐amp are much  less.   The output voltage 
range is stipulated to be between 50mV and 4.1V given a supply of 5V.  The common mode input range, 
on  the  other  hand,  is  between  ‐0.2V  and  4.2V  when  the  TLC27L2  is  operating  at  5V.   While  the 
shortened output voltage  range does not affect  system  functionality,  the  introduced  limitation of  the 
common mode  input  range  provides  a  hindrance  for  the  low‐current  sensing  operation.    Since  both 
voltages connected to the  inputs of the difference amplifier arrangement are within only a few mV of 
the supply rail, the TLC27L2 was not able to appropriately interpret the voltages outside its input range.  
After manipulating  the  resistors  in  the  low‐current  sensing  circuit,  a  functional  adapter was  realized 
according  to  the  schematic  shown  in  Figure  5‐16.    The  team  reasoned  that  lowering  the  reference 







and  R12  from  the  difference  amplifier  as well  as  resistors  R13  and  R14  of  the  voltage  divider were 
altered.  The voltage reference was reduced to 169mV by setting R14 equal to 4.3MΩ and R13 equal to 
150kΩ.    In addition,  the amplification of  the  input voltage of  the difference amplifier was  reduced  to 
13.3 by substituting a resistance of 200kΩ for R10 and R12 and placing resistances of 15kΩ for R9 and 






ൌ 10.5݉ܣ            (5‐1) 
Therefore,  the  new  implementation  of  the  low‐current  sensing  signals  the  555  timer  of  a  standby 
condition when the output current drops below 10.5mA.   In addition to changing the output threshold 
current,  the  reduced  amplification  factor  of  the  difference  amplifier  shortens  the  linear  range  of  its 














and  costs  only  $0.04  per  1000  units more  than  the  TLC27L2,  the  LMV932  dual‐channel  operational 
amplifier was chosen for  implementation  in the efficient wall adapter design.     The  implementation of 







The  efficient wall  adapter  designed  in  this  project  significantly  reduces  power  consumption 
compared to present‐day models.   However, the team acknowledges that the design presented  in this 
report does not  represent an  ideal  solution.    In  fact,  it may be  that additional  research  into different 
adapter reactivation methods would yield a more efficient product.   The purpose of  this chapter  is  to 


























require  prior  acceptance  of  the  design  amongst  the  cellular  phone  community.    Other  problems 




Another  idea  inspired  by  the  design  process,  but  left  undeveloped within  the  scope  of  this 
project was that of capacitive current sensing.   The team  implemented a capacitive polling method as 
one  solution,  though  it underperformed expectations.   Yet,  capacitors  still have potential as  current‐








When  the  transformer  coil  produces  positive  current,  the  diode  becomes  forward  biased  and  the 
capacitor charges to about 5V, as seen in Figure 6‐3.  When the current from the transformer reverses, 









  This  period  of  discharging  provides  an  opportunity  to  determine  how much  current  is  being 
drawn b put.  A capacitor’s current‐voltage relationship is given by the following formula: y the out
  ܫ ൌ  ܥ ௗ௏
ௗ௧
  (6‐1) 
Notice  that  the more  current  that  is drawn  from  the  capacitor,  the  faster  its  voltage will drop.   This 
relationship is illustrated in Figure 6‐5.  Given equal run times, a capacitor with a high current draw will 





the  current  being  drawn  from  it.    Therefore,  by monitoring  how  low  the  capacitor’s  voltage  gets  between 
recharges, the current that was being drawn from it can be determined. 
 
  However,  in attempting to find a way to use this technique  in sensing current, there are three 
key  roadblocks.   The  first problem  arises due  to  the  frequency  at which  the  current  cycles  from  the 
transistor.   The NCP1011  switching  IC  that  runs  this  switch mode power  supply  runs at 100kHz.   This 
provides only 5μs for the capacitor to act as a source for the DC load.  The output voltage is intended to 
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an  adapter  shutdown  when  the  load  current  becomes  too  low.    However,  the  capacitor’s  voltage 
actually  drops  less when  there  is  a  lower  load  current.    In  this  case,  any  trigger  set would  also  be 
exceeded by a  large  load current, which drops  the capacitor voltage even  further.   The only apparent 
way around this would involve polling the capacitor voltage at the end of every 100kHz cycle, at which 















voltage drop  is  relatively very  small, due  to  the  fast 100 kHz  charge‐discharge  cycles.   The  capacitive voltage 







which  it slows or stops  its oscillation momentarily, resulting  in this drop  in voltage at the output [28].  
The  result  of  this  is  added  complication  to  any monitoring  technique  that may  be  implemented,  as 
higher current produces larger and larger voltage drops. 
Therefore,  it does not  appear  that  it would be possible  to  easily make use of  the    ܫ ൌ  ܥ ௗ௏
ௗ௧
  













basic adapter  itself,  instead opting  for a solution that could be applied to any manufacturer’s adapter 
design since the end product was intended as an adapter modification and not a new design altogether. 
  In addition  to using an output  capacitor as a current‐sensing component,  future work  can be 
conducted regarding the  improvement of the capacitive‐polling proposition  in this project.     Capacitors 
are used predominantly for energy storage since they are relatively inexpensive compared to inductors.  
It can therefore be assumed that efforts made to simplify and improve the design will utilize capacitors 
rather  than  inductors.    Assuming  an  initial  condition  of  0V,  a  capacitor's  step  response  follows  an 
exponen ial ret lationship: 













and  the amount of energy  supplied.   Given  the values  stipulated by  the  schematic  in  Figure 6‐7,  the 
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When  the adapter  is  functioning,  the voltage across C8 and C9  is approximately 5V, since  the 
small series resistance incurs an infinitesimal amount of voltage.  When a capacitor experiences a square 
pulse or step response as mentioned earlier, the time required to meet the expected value  is 5τ.   The 
relation twee  τ and  low: ship be n C8 is shown be
  ߬ ൌ ்ܴை்஺௅ܥ்ை்஺௅ ൌ ܴ6ሺܥ9||ܥ8ሻ              (6‐6) 
According  to  (6‐6),  the  time  taken  to  discharge  all  the  energy  in  capacitor  C8  is  equal  to 
R6(C9||C8).   While  R6  has  a  very  low  resistance,  the  impedance  of  capacitor  C8  is  extremely  large 
(ideally ZC9 = ∞).  Taking into account a high impedance combination of R6 and C9, the time required for 





several complications yet to be discussed.   For  instance, necessary feedback  interfaces are required to 




  Figure 6‐9 describes  the  top‐level approach of  implementing a passive polling adapter.   Once 
again,  a  high‐impedance  feedback  network  is  necessary  to  maintain  a  sufficiently  long  discharge 








network  altogether.    This  idea,  however,  has many  inherent  flaws,  such  as  isolation  infringements.  
Connecting the capacitor C8 directly to the control subcircuit would provide a connection between the 
DC signal and DC ground with the AC signal and AC ground.   Since the grounds of both circuits are not 
identical,  safety  issues become prevalent  and  circuit  functionality will become questionable.    In  fact, 
these particular  issues encouraged the  team  to steer away  from utilizing passive polling  in  its adapter 
configuration.    In order to build a functioning circuit consuming equal or  less power than the project’s 
model, the problems of interfacing and isolation need to be addressed. 
Although  the  team  largely had  to dismiss passive  ideas  such as capacitive polling and current 
sensing  during  this  project,  the  actual  concept  of  using  exclusively  passive  components  for  circuit 
reactivation and other functions is ideal.  Instead of a proactive solution, a reactive design would store 











The  Efficient Wall  Adapter  project  provided  the  team  from  beginning  to  end  with  unique 
requirements  and  guidelines  that  called  for  simplicity  in  design  to  achieve  a  complex  function.    It  is 
hoped that the report highlighted the deliberate, logical progression undertaken by the team to respond 
to necessary concerns in such a design.  Working at the component level, an arrangement of commonly‐
used  configurations was  configured  to  exceed  expectations  in  creating  an  adapter  that  is  85% more 
efficient than modern adapters when idle at an additional cost of only $1.21.   
  In  the  first chapter of  this  report,  the  team outlined  its goals and objectives  in  the hope  that 
they would be  fully met and  completed.   The  first objective was  to develop a product  that  could be 
universally applied to any variety of external power adapters on the market.  The simplicity of the final 
design  could  provide  universal  application  capability  through  the  simple  manipulation  of  critical 
component  values,  such  as  the  resistors  used  in  the  difference  amplifier  or  555  timer  subcircuits.  
Moreover, a slight change in these component values would have no affect on the overhead cost of the 
product.    The  next  objective  discussed  the  hopes  of  integrating  the  solution  with  present  adapter 




equating  to  an  overall  budget  of  $1.30  for  this  project.   Based  upon  the  prices  of  the  final  design’s 
components at the date of this report’s publication, the cost of additional circuitry is under budget. 
  In terms of functionality,  it was desired to reduce the modern efficient power adapter’s power 
consumption by 75%.   According  to  the Energy Star  initiative,  the United States government hopes  to 
reduce  no‐load  power  consumption  to  150mW  [17].    Presently,  the  requirement  is  500mW.    The 
efficient  power  adapter  designed  by  the  team  consumes  34mW  in  standby mode,  which  is  a  77% 
reduction of even Energy Star’s desired goal.    In order to assure that the product would adapt well to 
future, more efficient  cell phones,  a  requirement was  set  to operate  the  adapter  above  a maximum 
output  current  threshold  of  15mA.    The  low‐current  sensing  performed  in  this  design  permits  a 








concedes  its  inability  to  design  the  ideal  solution, which would  consume  zero  power  during  no‐load 
conditions.   The  scope and  timetable  for  this project did not warrant a  thorough  investigation of  the 
validity of the Jump Start concept.   Once a power supply of this magnitude  is designed, the  idle  losses 
incurred by  all users of  consumer electronics will be  vanquished  and deemed obsolete.    In  fact,  this 
shortcoming provides motivation  for similar projects  to be pursued.    Indeed,  it  is hoped  that one day 
this no load, no loss functionality will be realized. 
  Specifically, the team hopes that parties  interested  in this project concur with and continue to 
develop the solution proposed for creating an efficient wall adapter.  Furthermore, it is hoped that the 
logical,  deliberate  approach  that was  taken  to  design  the  final  product  demonstrates  the  thorough 
nature  in which  this project was  conducted.    In  addition  to  the problem of  external power  supplies, 
attention  should  also  be  focused  on  other  integrated  power  supplies,  such  as  those  found  in  large 





























































































































































































































1  T1  Transformer  3.5 mH  Coilcraft  A9619‐C  A9619‐C $1.680 $1.680
1  U3  IEC AC PCB  Pin  Mouser  GSP2.8101.13  693‐GSP2.8101.13 $1.150 $1.150
1  U1  Switcher IC  NCP1011ST  Mouser  NCP1011AP100G  863‐NCP1011AP100G $0.604 $0.604
1  L1  Inductor  1mH  Mouser  SDR1005‐102KL  652‐SDR1005‐102KL $0.310 $0.310
1  R1  Resistor  20Ω, 2W  Mouser  CPF220R000FKE14  71‐CPF2‐F‐20‐E3 $0.299 $0.299
1  U2  Optocoupler SFH‐615A‐4  Mouser  SFH615A‐4  782‐SFH615A‐4 $0.250 $0.250
2  C1, C2  Capacitor  4.7uF, 400V  Mouser  UVR2G4R7MPD  647‐UVR2G4R7MPD $0.137 $0.274
1  D2  Diode  MBR150  Mouser  MBR150G  863‐MBR150G $0.097 $0.097
1  Q1  BJT  2N2907  Mouser  PN2907A  610‐PN2907A $0.090 $0.090
2  C5, C6  Capacitor  1nF, 1kV  Mouser  DEHR33A102KA2B  81‐DEHR33A102KA2B $0.088 $0.176
1  C8  Capacitor  4.7nF  Mouser  140‐500P5‐472K‐RC  140‐500P5‐472K‐RC $0.080 $0.080
1  D3  Diode  UF4005  Mouser  UF4005  512‐UF4005 $0.059 $0.059
1  C4  Capacitor  1mF  Mouser  UVR0J102MPD1TA  647‐UVR0J102MPD1TA $0.059 $0.059
1  R4  Resistor  1.2Ω, 0.5W  Mouser  MF1/2LC1R2J  660‐MF1/2LC1R2J $0.057 $0.057
1  C7  Capacitor  100nF  Mouser  K104K15X7RF53H5  594‐K104K15X7RF53H5 $0.050 $0.050
4  C3, C9, C10, C13  Capacitor  10uF  Mouser  USR1E100MDD  647‐USR1E100MDD $0.048 $0.192
1  D1  Diode  1N4007  Mouser  1N4007G  863‐1N4007G $0.019 $0.019
1  D5  Zener  1N5229B  Mouser  1N5229B  512‐1N5229B $0.015 $0.015
1  R2  Resistor  150kΩ  Mouser  CFS1/4CT52R154J  660‐CFS1/4CT52R154J $0.009 $0.009
1  R7  Resistor  10Ω  Mouser  CFS1/4CT52R100J  660‐CFS1/4CT52R100J $0.009 $0.009
3  R8, R10, R11  Resistor  2kΩ  Mouser  CFS1/4CT52R202J  660‐CFS1/4CT52R202J $0.009 $0.027
1  R3  Resistor  200Ω  Mouser  CFS1/4CT52R201J  660‐CFS1/4CT52R201J $0.009 $0.009
1  D4  Diode  1N4148  Mouser  1N4148‐TR  78‐1N4148 $0.008 $0.008
1  R5  Resistor  100Ω  Mouser  CFS1/4CT52R101J  660‐CFS1/4CT52R101J $0.008 $0.008
1  Q3  PMOSFET  FQPF2P25  Mouser  FQPF2P25  512‐FQPF2P25 $0.218 $0.218
1  U6  Opto‐TRIAC  MOC3023  Digi‐Key  MOC3023  160‐1378‐5‐ND $0.210 $0.210
1  D6  Zener  1N4733A  Mouser  1N4733A  78‐1N4733A $0.025 $0.025
154 
 
1  R19  Resistor  1.5MΩ  Digi‐Key  CFR‐25JB‐1M5  1.5MQBK‐ND $0.008 $0.008
1  R9  Resistor  750kΩ  Digi‐Key  CFR‐25JB‐750K  750KQBK‐ND $0.008 $0.008
1  R21  Resistor  5.6MΩ  Digi‐Key  CFR‐25JB‐5M6  5.6MQBK‐ND $0.008 $0.008
2  C11, C12  Capacitor  0.01uF  Mouser  140‐50Q5‐103Z‐RC  140‐50Q5‐103Z‐RC $0.020 $0.040
1  R20  Resistor  560kΩ  Digi‐Key  CFR‐25JB‐560K  560KQBK‐ND $0.008 $0.008
2  R12, R13  Resistor  360kΩ  Digi‐Key  CFR‐25JB‐360K  360KQBK‐ND $0.008 $0.016
2  R16, R17  Resistor  510kΩ  Digi‐Key  CFR‐25JB‐510K  510KQBK‐ND $0.008 $0.016
1  R18  Resistor  330Ω  Digi‐Key  CFR‐25JB‐330R  330QBK‐ND $0.008 $0.008
1  Q2  BJT  2N3904  Mouser  2N3904TA  512‐2N3904TA $0.017 $0.017
1  U5  Amplifier  LMV932  Mouser  LMV932ID  595‐LMV932ID $0.372 $0.372
1  U4  Timer IC  ICM7555  Digi‐Key  ICM7555CN/01  568‐1819‐5‐ND $0.133 $0.133
1  R6  Jumper  0Ω  Mouser  Z25YC  660‐Z25YC $0.007 $0.007
Total  $6.63
Date:  3/5/2007 
Appendix B – Common Mode Effect Derivation  
  The  team's current‐monitoring solution  is centered on  the differential amplifier, such  the one 
shown in Figure B‐1.  One of the potential issues with differential amplifiers is that, unless the resistors 
are matched precisely,  the  ideal  formula of  ௢ܸ௨௧ ൌ
ோయ
ோభ








0.01V,  amplified  by  the  given  resistor  ratio.    If  this  resistor  ratio  is  not  accurate,  however,  the  5V 
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Ideally these factors are equal, but  it  is clear that as resistor values vary this will not be the case.   This 
lopsided fa   m siz d with some further manipulation:  amplification  ctor can be e pha e
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  (B‐12)  clearly  illustrates  the  results of  resistor mismatching,  amplifying  some of  the  absolute 
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  Now  that  we  have  defined  the  difference  and  common mode  gains,  we  can  return  to  our 






what  happens when  the  resistor  ratio  is  disturbed  by  inaccuracies,  such  that 
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Gc  is  clearly  directly  related  to  resistor  tolerance.    But  common  mode  rejection  is  usually 
measured in what is called the Common Mode Rejection Ratio, or CMRR.  The CMRR is found by simply 
dividing b  the common mode gain.  It is commonly measured in decibels, with   the difference gain  y



















































































































Appendix C – PSpice Simulation Code  
Full Adapter 
**ON Semiconductor DN06017/D Cell Phone Charger** 
* 
* 
*Brendan Barschdorf & Russell Kernan 
*Worcester Polytechnic Institute 
*Dept.  of Electrical & Computer Engineering 
*Major Qualifying Project - Design of an Efficient Wall Adapter 
* 
* 
*Friday, September 14, 2007 
 
*Input Rectifier Model* 
 
Vs 1 0 AC 1 SIN(0V 169.7V 60Hz) ; AC Input 
C8 1 0 4.7n IC=0 
R1 1 2 20 
D1 2 3 D1N4007GP 
C1 3 0 4.7u IC=0 
L1 3 4 1m IC=0 




C5 4 5 1n IC=0 
R2 4 5 150k 




X1 10 11 6 0 NCP1011P10 
*.SUBCKT NCP1011P10 VCC FB DRAIN GND 




*Aux Winding Rectifier* 
 
R7 7 8 10 
D4 8 9 D1N4148 
C9 9 0 10u IC=0 
 
*NCP1011 Vcc Voltage Regulation* 
 
R8 9 10 2k 




X3 6 4 12 13 7 0 XFMRAUX 
.SUBCKT XFMRAUX 1 2 3 4 5 6 
*PRIMARY 
L1 1 2 2000 
RT 1 7 1u 
RU 2 8 1u 






L3 3 4 20 
L4 5 6 39.2 
*MAGNETIC COUPLING 
K13 L1 L3 0.99999 





C6 11 0 1n IC=0 
X2 17 13 11 0 MOC8101 
.SUBCKT MOC8101 1 2 3   5 
* ISOLATOR AN CA CO EM 
RB 4 0 1T 
VM 1 6 
D1 6 2 LED 
H1 7 0 VM .0055 
R1 7 8 1K 
C1 8 0 3.35nF 
G1 3 4 8 0 1 
Q1 3 4 5 MPSA06 
.MODEL LED D(N=1.7 RS=.7 CJO=23.9P IS=85.3p BV=6 IBV=10U  
+ VJ=0.75 M=0.333 TT=4.32U) 
.MODEL MPSA06 NPN (IS=15.2F NF=1 BF=589 VAF=98.6 IKF=90M ISE=3.34P NE=2  
+ BR=4 NR=1 VAR=16 IKR=0.135 RE=0.343 RB=1.37 RC=0.137 XTB=1.5 





D2 12 14 DMBR150RL 
C4 14 13 1m IC=0 
R4 14 15 1.2 
C7 15 13 100n IC=0 
Q1 16 15 14 D2N2907 
X4 16 15 D1N4623 
.SUBCKT D1N4623 4 2 
.MODEL DHIGH  D ( 
+IS=1E-7 RS=9.11 N=4.989) 
.MODEL DLO  D (IS=3.1E-7 RS=1.5K 
+N=14.589) 
.MODEL DF  D (IS=1.76E-13  
+RS=1.638M N=1.18 CJO=296.3P 
+VJ=.547 M=.294) 
V1 1 4 3.281 
D2 2 3 DLO 
V3 3 4 1.916 
D3 4 2 DF 
D1 2 1 DHIGH 
.ENDS 
R3 16 13 200 












.MODEL D1N4007GP  D ( 
+   IS =  6.698e-07 
+   RS =  0.04255 
+   CJO =  1.949e-11 
+   VJ =  0.3909 
+   TT =  4.933e-06 
+   M =  0.3577 
+   BV =  1000 
+   N =  2.412 
+   EG =  1.11 
+   XTI =  3 
+   KF =  0 
+   AF =  1 
+   FC =  0.5 
+   IBV =  0.005177 
+   TNOM =  27 
+ ) 
 

































































**Simplified ON Semiconductor DN06017/D Cell Phone Charger** 
* 
* 
*Brendan Barschdorf & Russell Kernan 
*Worcester Polytechnic Institute 
*Dept.  of Electrical & Computer Engineering 
*Major Qualifying Project - Design of an Efficient Wall Adapter 
* 
* 
*Friday, September 18, 2007 
 
*Input Rectifier Model* 
 
Vs 1 0 AC 1 SIN(0V 169.7V 60Hz) ; AC Input 
C8 1 0 4.7n IC=0 
R1 1 2 20 
D1 2 3 D1N4007GP 
C1 3 0 4.7u IC=0 
L1 3 4 1m IC=0 




C5 4 5 1n IC=0 
R2 4 5 150k 




X3 6 4 8 9 XFMRAUX 
.SUBCKT XFMRAUX 1 2 3 4 
*PRIMARY 
L1 1 2 3.5m 
*SECONDARY 
L2 3 4 3.5m 
*MAGNETIC COUPLING 







D2 8 10 DMBR150RL 
C4 10 9 1m IC=0 
R4 10 11 1.2 
C7 11 9 100n IC=0 
RL 11 9 100 
Q1 12 11 10 D2N2907 
X4 12 11 D1N4623 
.SUBCKT D1N4623 4 2 
.MODEL DHIGH  D ( 
+IS=1E-7 RS=9.11 N=4.989) 
.MODEL DLO  D (IS=3.1E-7 RS=1.5K 
+N=14.589) 
.MODEL DF  D (IS=1.76E-13  
+RS=1.638M N=1.18 CJO=296.3P 
+VJ=.547 M=.294) 
V1 1 4 3.281 
D2 2 3 DLO 
V3 3 4 1.916 
D3 4 2 DF 
D1 2 1 DHIGH 
.ENDS 
R3 12 9 200 
R5 12 13 100 




Vo 13 14 0 




Vp 7 0 PULSE(0 339.4 0ms 20ns 10ns 5us 10us) 
S1 6 0 7 0 Smod 
.MODEL Smod VSWITCH(Ron=22 Roff=1MEG Von=339.4V Voff=0V) 
 
.MODEL D1N4007GP  D ( 
+   IS =  6.698e-07 
+   RS =  0.04255 
+   CJO =  1.949e-11 
+   VJ =  0.3909 
+   TT =  4.933e-06 
+   M =  0.3577 
+   BV =  1000 
+   N =  2.412 
+   EG =  1.11 
+   XTI =  3 
+   KF =  0 
+   AF =  1 
+   FC =  0.5 
+   IBV =  0.005177 
+   TNOM =  27 
+ ) 
 























































Appendix D – Related Patent 
   
When  first  approaching  the  project,  and  occasionally  throughout  the  process,  the  team 
searched journals and patents for any possible insight that might be had there.  While largely coming up 
empty,  in  the  final month of  the project  the  team happened upon United States Patent 6,339,314, a 
Battery Charger Circuit with Low Standby Power Dissipation.  The patent, presented here over the next 8 





transformer performance.   Additionally,  the  team discovered over  the  course of  the project  that  the 
apparent  input current  is not always accurate or easily measured, and believes sensing  the current at 
the  output  logically  results  in  a  value much  closer  to  what  is  actually  being  sourced  to  the  load.  
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Switcher for Low Standby-
Power Offline SMPS
The NCP101X series integrates a fixed-frequency current-mode
controller and a 700 V MOSFET. Housed in a PDIP-7,
PDIP-7 Gull Wing, or SOT-223 package, the NCP101X offers
everything needed to build a rugged and low-cost power supply,
including soft-start, frequency jittering, short-circuit protection,
skip-cycle, a maximum peak current setpoint and a Dynamic
Self-Supply (no need for an auxiliary winding).
Unlike other monolithic solutions, the NCP101X is quiet by nature:
during nominal load operation, the part switches at one of the available
frequencies (65 - 100 - 130 kHz). When the current setpoint falls
below a given value, e.g. the output power demand diminishes, the IC
automatically enters the so-called skip-cycle mode and provides
excellent efficiency at light loads. Because this occurs at typically 1/4
of the maximum peak value, no acoustic noise takes place. As a result,
standby power is reduced to the minimum without acoustic noise
generation.
Short-circuit detection takes place when the feedback signal fades
away, e.g. in true short-circuit conditions or in broken Optocoupler
cases. External disabling is easily done either simply by pulling the
feedback pin down or latching it to ground through an inexpensive
SCR for complete latched-off. Finally soft-start and frequency
jittering further ease the designer task to quickly develop low-cost and
robust offline power supplies.
For improved standby performance, the connection of an auxiliary
winding stops the DSS operation and helps to consume less than
100 mW at high line. In this mode, a built-in latched overvoltage
protection prevents from lethal voltage runaways in case the
Optocoupler would brake. These devices are available in economical
8-pin dual-in-line and 4-pin SOT-223 packages.
Features
• Built-in 700 V MOSFET with Typical RDSon of 11 
and 22 
• Large Creepage Distance Between High-Voltage Pins
• Current-Mode Fixed Frequency Operation:
65 kHz – 100 kHz - 130 kHz
• Skip-Cycle Operation at Low Peak Currents Only: 
No Acoustic Noise!
• Dynamic Self-Supply, No Need for an Auxiliary
Winding
• Internal 1.0 ms Soft-Start
• Latched Overvoltage Protection with Auxiliary
Winding Operation
• Frequency Jittering for Better EMI Signature
• Auto-Recovery Internal Output Short-Circuit
Protection
• Below 100 mW Standby Power if Auxiliary Winding
is Used
• Internal Temperature Shutdown
• Direct Optocoupler Connection
• SPICE Models Available for TRANsient Analysis
• Pb-Free Packages are Available
Typical Applications
• Low Power AC/DC Adapters for Chargers











See detailed ordering and shipping information in the package










x = Current Limit (0, 1, 2, 3, 4)
y = Oscillator Frequency
A (65 kHz), B (100 kHz), C (130 kHz)
yy = 06 (65 kHz), 10 (100 kHz), 13 (130 kHz)
yyy = 065, 100, 130
A = Assembly Location
WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week
 or G = Pb-Free Package









































Indicative Maximum Output Power from NCP1014
RDSon - Ip 230 Vac 100 - 250 Vac
11  - 450 mA DSS 14 W 6.0 W
11  - 450 mA Auxiliary Winding 19 W 8.0 W
1. Informative values only, with: Tamb = 50°C, Fswitching = 65 kHz, circuit mounted on minimum copper area as recommended.













NCP1010 NCP1011 NCP1012 NCP1013 NCP1014
RDSon [] 22 11
Ipeak [mA] 100 250 250 350 450
Freq [kHz] 65 100 130 65 100 130 65 100 130 65 100 130 65 100








PDIP-7/Gull Wing) Pin Name Function Description
1 1 VCC Powers the Internal Circuitry This pin is connected to an external capacitor of typic‐
ally 10 F. The natural ripple superimposed on the
VCC participates to the frequency jittering. For im‐
proved standby performance, an auxiliary VCC can be
connected to Pin 1. The VCC also includes an active
shunt which serves as an opto fail-safe protection.
- 2 NC - -
- 3 GND The IC Ground -
2 4 FB Feedback Signal Input By connecting an optocoupler to this pin, the peak
current setpoint is adjusted accordingly to the output
power demand.
3 5 Drain Drain Connection The internal drain MOSFET connection.
- - - - -
- 7 GND The IC Ground -

























































*Vclamp = VCCOFF + 200 mV (8.7 V Typical)














Power Supply Voltage on all pins, except Pin 5 (Drain) VCC -0.3 to 10 V
Drain Voltage - -0.3 to 700 V








Maximum Current into Pin 1 when Activating the 8.7 V Active Clamp I_VCC 15 mA
Thermal Characteristics
P Suffix, Case 626A
 Junction-to-Lead
 Junction-to-Air, 2.0 oz (70 m) Printed Circuit Copper Clad
  0.36 Sq. Inch (2.32 Sq. Cm)
  1.0 Sq. Inch (6.45 Sq. Cm)
PL Suffix (Gull Wing), Case 626AA
 Junction-to-Lead
 Junction-to-Air, 2.0 oz (70 m) Printed Circuit Copper Clad
  0.36 Sq. Inch (2.32 Sq. Cm)
  1.0 Sq. Inch (6.45 Sq. Cm)
ST Suffix, Plastic Package Case 318E
 Junction-to-Lead
 Junction-to-Air, 2.0 oz (70 m) Printed Circuit Copper Clad
  0.36 Sq. Inch (2.32 Sq. Cm)

















Maximum Junction Temperature TJmax 150 °C
Storage Temperature Range - -60 to +150 °C
ESD Capability, Human Body Model (All pins except HV) - 2.0 kV
ESD Capability, Machine Model - 200 V
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
NCP1010, NCP1011, NCP1012, NCP1013, NCP1014
http://onsemi.com
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ELECTRICAL CHARACTERISTICS (For typical values TJ = 25°C, for min/max values TJ = 0°C to +125°C, Max TJ = 150°C, 
VCC = 8.0 V unless otherwise noted.)
Rating Pin Symbol Min Typ Max Unit
SUPPLY SECTION AND VCC MANAGEMENT
VCC Increasing Level at which the Current Source Turns-off 1 VCCOFF 7.9 8.5 9.1 V
VCC Decreasing Level at which the Current Source Turns-on 1 VCCON 6.9 7.5 8.1 V
Hysteresis between VCCOFF and VCCON 1 - - 1.0 - V
VCC Decreasing Level at which the Latch-off Phase Ends 1 VCClatch 4.4 4.7 5.1 V
VCC Decreasing Level at which the Internal Latch is Released 1 VCCreset - 3.0 - V
Internal IC Consumption, MOSFET Switching at 65 kHz 1 ICC1 - 0.92 1.1
(Note 2)
mA
Internal IC Consumption, MOSFET Switching at 100 kHz 1 ICC1 - 0.95 1.15
(Note 2)
mA
Internal IC Consumption, MOSFET Switching at 130 kHz 1 ICC1 - 0.98 1.2
(Note 2)
mA
Internal IC Consumption, Latch-off Phase, VCC = 6.0 V 1 ICC2 - 290 - A













Power Switch Circuit On-state Resistance
NCP1012/13/14 (Id = 50 mA)
TJ = 25°C
TJ = 125°C













Power Switch Circuit and Startup Breakdown Voltage
(ID(off) = 120 A, TJ = 25°C)
5 BVdss 700 - - V
Power Switch and Startup Breakdown Voltage Off-state
Leakage Current
TJ = 25°C (Vds = 700 V)












(RL = 50 , Vds Set for Idrain = 0.7 x Ilim)
Turn-on Time (90%-10%)










INTERNAL STARTUP CURRENT SOURCE











High-voltage Current Source, VCC = 0 1 IC2 - 10 - mA
CURRENT COMPARATOR TJ = 25°C (Note 2)
Maximum Internal Current Setpoint, NCP1010 (Note 3) 5 Ipeak (22) 90 100 110 mA
Maximum Internal Current Setpoint, NCP1011 (Note 3) 5 Ipeak (22) 225 250 275 mA
Maximum Internal Current Setpoint, NCP1012 (Note 3) 5 Ipeak (11) 225 250 275 mA
Maximum Internal Current Setpoint, NCP1013 (Note 3) 5 Ipeak (11) 315 350 385 mA
Maximum Internal Current Setpoint, NCP1014 (Note 3) 5 Ipeak (11) 405 450 495 mA
Default Internal Current Setpoint for Skip-Cycle Operation,
Percentage of Max Ip
- ILskip - 25 - %
Propagation Delay from Current Detection to Drain OFF State - TDEL - 125 - ns
Leading Edge Blanking Duration - TLEB - 250 - ns
2. See characterization curves for temperature evolution.
3. Adjust di/dt to reach Ipeak in 3.2 sec.
NCP1010, NCP1011, NCP1012, NCP1013, NCP1014
http://onsemi.com
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ELECTRICAL CHARACTERISTICS (continued) (For typical values TJ = 25°C, for min/max values TJ = 0°C to +125°C,
Max TJ = 150°C, VCC= 8.0 V unless otherwise noted.)
Rating Pin Symbol Min Typ Max Unit
INTERNAL OSCILLATOR
Oscillation Frequency, 65 kHz Version, TJ = 25°C (Note 4) - fOSC 59 65 71 kHz
Oscillation Frequency, 100 kHz Version, TJ = 25°C (Note 4) - fOSC 90 100 110 kHz
Oscillation Frequency, 130 kHz Version, TJ = 25°C (Note 4) - fOSC 117 130 143 kHz
Frequency Dithering Compared to Switching Frequency
(with active DSS)
- fdither - 3.3 - %
Maximum Duty-cycle - Dmax 62 67 72 %
FEEDBACK SECTION
Internal Pull-up Resistor 4 Rup - 18 - k
Internal Soft-Start (Guaranteed by Design) - Tss - 1.0 - ms
SKIP-CYCLE GENERATION
Default Skip Mode Level on FB Pin 4 Vskip - 0.5 - V
TEMPERATURE MANAGEMENT
Temperature Shutdown - TSD 140 150 160 °C
Hysteresis in Shutdown - - - 50 - °C
4. See characterization curves for temperature evolution.
TYPICAL CHARACTERISTICS


































































































































































































The NCP101X offers a complete current-mode control
solution (actually an enhanced NCP1200 controller section)
together with a high-voltage power MOSFET in a
monolithic structure. The component integrates everything
needed to build a rugged and low-cost Switch-Mode Power
Supply (SMPS) featuring low standby power. The Quick
Selection Table on Page 2, details the differences between
references, mainly peak current setpoints and operating
frequency.
No need for an auxiliary winding: ON Semiconductor
Very High Voltage Integrated Circuit technology lets you
supply the IC directly from the high-voltage DC rail. We call
it Dynamic Self-Supply (DSS). This solution simplifies the
transformer design and ensures a better control of the SMPS
in difficult output conditions, e.g. constant current
operations. However, for improved standby performance,
an auxiliary winding can be connected to the VCC pin to
disable the DSS operation.
Short-circuit protection: By permanently monitoring the
feedback line activity, the IC is able to detect the presence of
a short-circuit, immediately reducing the output power for
a total system protection. Once the short has disappeared, the
controller resumes and goes back to normal operation.
Fail-safe optocoupler and OVP: When an auxiliary
winding is connected to the VCC pin, the device stops its
internal Dynamic Self-Supply and takes its operating power
from the auxiliary winding. A 8.7 V active clamp is
connected between VCC and ground. In case the current
injected in this clamp exceeds a level of 7.4 mA (typical),
the controller immediately latches off and stays in this
position until VCC cycles down to 3.0 V (e.g. unplugging the
converter from the wall). By adjusting a limiting resistor in
series with the VCC terminal, it becomes possible to
implement an overvoltage protection function, latching off
the circuit in case of broken optocoupler or feedback loop
problems.
Low standby-power: If SMPS naturally exhibits a good
efficiency at nominal load, it begins to be less efficient when
the output power demand diminishes. By skipping unneeded
switching cycles, the NCP101X drastically reduces the
power wasted during light load conditions. An auxiliary
winding can further help decreasing the standby power to
extremely low levels by invalidating the DSS operation.
Typical measurements show results below 80 mW @
230 Vac for a typical 7.0 W universal power supply.
No acoustic noise while operating: Instead of skipping
cycles at high peak currents, the NCP101X waits until the
peak current demand falls below a fixed 1/4 of the maximum
limit. As a result, cycle skipping can take place without
having a singing transformer … You can thus select cheap
magnetic components free of noise problems.
SPICE model: A dedicated model to run transient
cycle-by-cycle simulations is available but also an
averaged version to help close the loop. Ready-to-use
templates can be downloaded in OrCAD's PSpice, and
INTUSOFT's IsSpice4 from ON Semiconductor web site,
NCP101X related section.
Dynamic Self-Supply
When the power supply is first powered from the mains
outlet, the internal current source (typically 8.0 mA) is
biased and charges up the VCC capacitor from the drain pin.
Once the voltage on this VCC capacitor reaches the VCCOFF
level (typically 8.5 V), the current source turns off and
pulses are delivered by the output stage: the circuit is awake
and activates the power MOSFET. Figure 13 details the
internal circuitry.
Figure 13. The Current Source Regulates VCC
by Introducing a Ripple
Vref OFF = 8.5 V
Vref ON = 7.5 V














NCP1010, NCP1011, NCP1012, NCP1013, NCP1014
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The protection burst duty-cycle can easily be computed
through the various timing events as portrayed by Figure 16.
Being loaded by the circuit consumption, the voltage on
the VCC capacitor goes down. When the DSS controller
detects that VCC has reached 7.5 V (VCCON), it activates the
internal current source to bring VCC toward 8.5 V and stops
again: a cycle takes place whose low frequency depends on
the VCC capacitor and the IC consumption. A 1.0 V ripple
takes place on the VCC pin whose average value equals
(VCCOFF + VCCON)/2. Figure 14 portrays a typical
operation of the DSS.
As one can see, the VCC capacitor shall be dimensioned to
offer an adequate startup time, i.e. ensure regulation is
reached before VCC crosses 7.5 V (otherwise the part enters
the fault condition mode). If we know that V = 1.0 V
and ICC1 (max) is 1.1 mA (for instance we selected an 11 
device switching at 65 kHz), then the VCC capacitor can




suppose that the SMPS needs 10 ms to startup, then we will
calculate C to offer a 15 ms period. As a result, C should be
greater than 20 F thus the selection of a 33 F/16 V
capacitor is appropriate.
Short Circuit Protection
The internal protection circuitry involves a patented
arrangement that permanently monitors the assertion of an
internal error flag. This error flag is, in fact, a signal that
instructs the controller that the internal maximum peak
current limit is reached. This naturally occurs during the
startup period (Vout is not stabilized to the target value) or
when the optocoupler LED is no longer biased, e.g. in a
short-circuit condition or when the feedback network is
broken. When the DSS normally operates, the logic checks
for the presence of the error flag every time VCC crosses
VCCON. If the error flag is low (peak limit not active) then
the IC works normally. If the error signal is active, then the
NCP101X immediately stops the output pulses, reduces its
internal current consumption and does not allow the startup
source to activate: VCC drops toward ground until it reaches
the so-called latch-off level, where the current source
activates again to attempt a new restart. When the error is
gone, the IC automatically resumes its operation. If the
default is still there, the IC pulses during 8.5 V down to 7.5 V
and enters a new latch-off phase. The resulting burst
operation guarantees a low average power dissipation and
lets the SMPS sustain a permanent short-circuit. Figure 15
shows the corresponding diagram.
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The rising slope from the latch-off level up to 8.5 V
is expressed by: Tstart V1·CIC1 . The time during which
the IC actually pulses is given by tsw  V2·CICC1 .
Finally, the latch-off time can be derived
using the same formula topology: TLatch V3·CICC2 .
From these three definitions, the burst duty-cycle









 (eq. 3) . Feeding the
equation with values extracted from the parameter section
gives a typical duty-cycle of 13%, precluding any lethal
thermal runaway while in a fault condition.
DSS Internal Dissipation
The Dynamic Self-Supplied pulls energy out from the
drain pin. In Flyback-based converters, this drain level can
easily go above 600 V peak and thus increase the stress on the
DSS startup source. However, the drain voltage evolves with
time and its period is small compared to that of the DSS. As
a result, the averaged dissipation, excluding capacitive losses,
can be derived by: PDSS ICC1· Vds(t)	 . (eq. 4) .
Figure 17 portrays a typical drain-ground waveshape where
leakage effects have been removed.
Figure 17. A typical drain-ground waveshape









By looking at Figure 17, the average result can easily be
derived by additive square area calculation:
 Vds(t)	 Vin·(1
 d) Vr· toffTsw (eq. 5)
By developing Equation 5, we obtain:
 Vds(t)	 Vin
 Vin· tonTsw Vr·
toff
Tsw (eq. 6)
toff can be expressed by: toff Ip· LpVr
(eq. 7)
 where ton
can be evaluated by: ton Ip· LpVin
(eq. 8)
.
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Plugging Equations 7 and 8 into Equation 6 leads to
 Vds(t)	 Vin and thus, PDSS Vin ICC1 (eq. 9) .
The worse case occurs at high line, when Vin equals
370 Vdc. With ICC1 = 1.1 mA (65 kHz version), we can
expect a DSS dissipation around 407 mW. If you select a
higher switching frequency version, the ICC1 increases and
it is likely that the DSS consumption exceeds that number.
In that case, we recommend to add an auxiliary winding in
order to offer more dissipation room to the power MOSFET.
Please read application note AND8125/D, “Evaluating
the Power Capability of the NCP101X Members” to help in
selecting the right part/configuration for your application.
Lowering the Standby Power with an Auxiliary Winding
The DSS operation can bother the designer when its
dissipation is too high and extremely low standby power is
a must. In both cases, one can connect an auxiliary winding
to disable the self-supply. The current source then ensures
the startup sequence only and stays in the off state as long as
VCC does not drop below VCCON or 7.5 V. Figure 18 shows
that the insertion of a resistor (Rlimit) between the auxiliary
DC level and the VCC pin is mandatory to not damage the
internal 8.7 V active Zener diode during an overshoot for
instance (absolute maximum current is 15 mA) and to
implement the fail-safe optocoupler protection as offered by
the active clamp. Please note that there cannot be bad
interaction between the clamping voltage of the internal
Zener and VCCOFF since this clamping voltage is actually
built on top of VCCOFF with a fixed amount of offset
(200 mV typical).
Self-supplying controllers in extremely low standby
applications often puzzles the designer. Actually, if a SMPS
operated at nominal load can deliver an auxiliary voltage of
an arbitrary 16 V (Vnom), this voltage can drop to below
10 V (Vstby) when entering standby. This is because the
recurrence of the switching pulses expands so much that the
low frequency refueling rate of the VCC capacitor is not
enough to keep a constant auxiliary voltage. Figure 19
portrays a typical scope shot of a SMPS entering deep
standby (output unloaded). So care must be taken when
calculating Rlimit 1) to not trigger the VCC over current
latch [by injecting 6.3 mA (min. value) into the active
clamp] in normal operation but 2) not to drop too much
voltage over Rlimit when entering standby. Otherwise the
DSS could reactivate and the standby performance would










Vnom is the auxiliary voltage at nominal load.
Vstdby is the auxiliary voltage when standby is entered.
Itrip is the current corresponding to the nominal operation.
It must be selected to avoid false tripping in overshoot
conditions.
ICC1 is the controller consumption. This number slightly
decreases compared to ICC1 from the spec since the part in
standby almost does not switch.
VCCON is the level above which Vaux must be maintained
to keep the DSS in the OFF mode. It is good to shoot around
8.0 V in order to offer an adequate design margin, e.g. to not
reactivate the startup source (which is not a problem in itself
if low standby power does not matter).
Since Rlimit shall not bother the controller in standby, e.g.
keep Vaux to around 8.0 V (as selected above), we purposely
select a Vnom well above this value. As explained before,
experience shows that a 40% decrease can be seen on
auxiliary windings from nominal operation down to standby
mode. Let's select a nominal auxiliary winding of 20 V to
offer sufficient margin regarding 8.0 V when in standby
(Rlimit also drops voltage in standby…). Plugging the









, that is to say:
If we design a power supply delivering 12 V, then the ratio
between auxiliary and power must be: 12/20 = 0.6. The OVP
latch will activate when the clamp current exceeds 6.3 mA.
This will occur when Vaux increases to: 8.7 V + 1.8 k x
(6.4m + 1.1m) = 22.2 V for the first boundary or 8.7 V +
3.6 k x (6.4m +1.1m) = 35.7 V for second boundary. On the
power output, it will respectively give 22.2 x 0.6 = 13.3 V
and 35.7 x 0.6 = 21.4 V. As one can see, tweaking the Rlimit
value will allow the selection of a given overvoltage output
level. Theoretically predicting the auxiliary drop from
nominal to standby is an almost impossible exercise since
many parameters are involved, including the converter time
constants. Fine tuning of Rlimit thus requires a few
iterations and experiments on a breadboard to check Vaux
variations but also output voltage excursion in fault. Once
properly adjusted, the fail-safe protection will preclude any
lethal voltage runaways in case a problem would occur in the
feedback loop.
When an OVP occurs, all switching pulses are
permanently disabled, the output voltage thus drops to zero.
The VCC cycles up and down between 8.5–4.7 V and stays
in this state until the user unplugs the power supply and
forces VCC to drop below 3.0 V (VCCreset). Below this
value, the internal OVP latch is reset and when the high
voltage is reapplied, a new startup sequence can take place
in an attempt to restart the converter.
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Figure 18. A more detailed view of the NCP101X offers better insight on how to







VCCON = 8.5 V















Figure 19. The burst frequency becomes so low that it is difficult to keep
an adequate level on the auxiliary VCC . . .
	30 ms
Lowering the Standby Power with Skip-Cycle
Skip-cycle offers an efficient way to reduce the standby
power by skipping unwanted cycles at light loads.
However, the recurrent frequency in skip often enters the
audible range and a high peak current obviously generates
acoustic noise in the transformer. The noise takes its origins
in the resonance of the transformer mechanical structure
which is excited by the skipping pulses. A possible
solution, successfully implemented in the NCP1200 series,
also authorizes skip-cycle but only when the power
demand has dropped below a given level. At this time, the
peak current is reduced and no noise can be heard.
Figure 20 pictures the peak current evolution of the
NCP101X entering standby.
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Full power operation involves the nominal switching
frequency and thus avoids any noise when running.
Experiments carried on a 5.0 W universal mains board
unveiled a standby power of 300 mW @ 230 Vac with the
DSS activated and dropped to less than 100 mW when an
auxiliary winding is connected.
Frequency Jittering for Improved EMI Signature
By sweeping the switching frequency around its nominal
value, it spreads the energy content on adjacent frequencies
rather than keeping it centered in one single ray. This offers
the benefit to artificially reduce the measurement noise on
a standard EMI receiver and pass the tests more easily. The
EMI sweep is implemented by routing the VCC ripple
(induced by the DSS activity) to the internal oscillator. As a
result, the switching frequency moves up and down to the
DSS rhythm. Typical deviation is 3.3% of the nominal
frequency. With a 1.0 V peak-to-peak ripple, the frequency
will equal 65 kHz in the middle of the ripple and will
increase as VCC rises or decrease as VCC ramps down.
Figure 21 portrays the behavior we have adopted.
Figure 21. The VCC ripple is used to introduce a frequency jittering on the internal oscillator sawtooth.












The NCP101X features an internal 1.0 ms soft-start
activated during the power on sequence (PON). As soon as
VCC reaches VCCOFF, the peak current is gradually
increased from nearly zero up to the maximum internal
clamping level (e.g. 350 mA). This situation lasts 1.0 ms
and further to that time period, the peak current limit is
blocked to the maximum until the supply enters regulation.
The soft-start is also activated during the over current burst
(OCP) sequence. Every restart attempt is followed by a
soft-start activation. Generally speaking, the soft-start will
be activated when VCC ramps up either from zero (fresh
power-on sequence) or 4.7 V, the latch-off voltage
occurring during OCP. Figure 22 portrays the soft-start
behavior. The time scales are purposely shifted to offer a
better zoom portion.
Figure 22. Soft-Start is activated during a startup sequence or an OCP condition.









In some cases, it might be desirable to shut off the part
temporarily and authorize its restart once the default has
disappeared. This option can easily be accomplished
through a single NPN bipolar transistor wired between FB
and ground. By pulling FB below the internal skip level
(Vskip), the output pulses are disabled. As soon as FB is
relaxed, the IC resumes its operation. Figure 23 depicts the
application example.













Other applications require a full latching shutdown, e.g.
when an abnormal situation is detected (overtemperature
or overvoltage). This feature can easily be implemented
through two external transistors wired as a discrete SCR.
When the OVP level exceeds the Zener breakdown
voltage, the NPN biases the PNP and fires the equivalent
SCR, permanently bringing down the FB pin. The
switching pulses are disabled until the user unplugs the
power supply.














Rhold ensures that the SCR stays on when fired. The bias
current flowing through Rhold should be small enough to let
the VCC ramp up (8.5 V) and down (7.5 V) when the SCR
is fired. The NPN base can also receive a signal from a
temperature sensor. Typical bipolars can be MMBT2222
and MMBT2907 for the discrete latch. The MMBT3946
features two bipolars NPN+PNP in the same package and
could also be used.
Power Dissipation and Heatsinking
The NCP101X welcomes two dissipating terms, the DSS
current-source (when active) and the MOSFET. Thus,
Ptot = PDSS + PMOSFET. When the PDIP-7 package is
surrounded by copper, it becomes possible to drop its
thermal resistance junction-to-ambient, RJA down
to 75°C/W and thus dissipate more power. The
maximum power the device can thus evacuate is:
Pmax TJmax
 TambmaxRJA
(eq. 12) which gives around
1.0 W for an ambient of 50°C. The losses inherent to the
MOSFET RDSon can be evaluated using the following
formula: Pmos 13 ·Ip
2
·d·RDSon (eq. 13) , where Ip
is the worse case peak current (at the lowest line input), d is
the converter operating duty-cycle and RDSon, the
MOSFET resistance for TJ = 100°C. This formula is only
valid for Discontinuous Conduction Mode (DCM)
operation where the turn-on losses are null (the primary
current is zero when you restart the MOSFET). Figure 25
gives a possible layout to help drop the thermal resistance.
When measured on a 35 m (1 oz) copper thickness PCB,
we obtained a thermal resistance of 75°C/W.
Figure 25. A Possible PCB Arrangement to Reduce the Thermal Resistance Junction-to-Ambient




The design of an SMPS around a monolithic device does
not differ from that of a standard circuit using a controller
and a MOSFET. However, one needs to be aware of certain
characteristics specific of monolithic devices:
Figure 26. The Drain-Source Wave Shall Always be Positive . . .







1. In any case, the lateral MOSFET body-diode shall
never be forward biased, either during startup
(because of a large leakage inductance) or in
normal operation as shown by Figure 26.
As a result, the Flyback voltage which is reflected on the
drain at the switch opening cannot be larger than the input
voltage. When selecting components, you thus must adopt
a turn ratio which adheres to the following equation:
N·(Vout Vf) Vin min (eq. 14) . For instance, if
operating from a 120 V DC rail, with a delivery of 12 V, we
can select a reflected voltage of 100 Vdc maximum:
120–100 > 0. Therefore, the turn ratio Np:Ns must be
smaller than 100/(12 + 1) = 7.7 or Np:Ns < 7.7. We will see
later on how it affects the calculation.
2. A current-mode architecture is, by definition,
sensitive to subharmonic oscillations.
Subharmonic oscillations only occur when the
SMPS is operating in Continuous Conduction
Mode (CCM) together with a duty-cycle greater
than 50%. As a result, we recommend to operate
the device in DCM only, whatever duty-cycle it
implies (max = 65%). However, CCM operation
with duty-cycles below 40% is possible.
3. Lateral MOSFETs have a poorly dopped
body-diode which naturally limits their ability to
sustain the avalanche. A traditional RCD clamping
network shall thus be installed to protect the
MOSFET. In some low power applications,
a simple capacitor can also be used since
 Vdrain max Vin N·(Vout Vf) Ip· LfCtot
(eq. 15) , where Lf is the leakage inductance,
Ctot is the total capacitance at the drain node
(which is increased by the capacitor wired between
drain and source), N the Np:Ns turn ratio, Vout the
output voltage, Vf the secondary diode forward
drop and finally, Ip the maximum peak current.
Worse case occurs when the SMPS is very close to
regulation, e.g. the Vout target is almost reached
and Ip is still pushed to the maximum.
Taking into account all previous remarks, it becomes
possible to calculate the maximum power that can be
transferred at low line.
When the switch closes, Vin is applied across the primary
inductance Lp until the current reaches the level imposed by
the feedback loop. The duration of this event is called the ON
time and can be defined by:
ton Lp·IpVin
(eq. 16)
At the switch opening, the primary energy is transferred
to the secondary and the flyback voltage appears across
Lp, resetting the transformer core with a slope of
N·(Vout Vf)
Lp . toff, the OFF time is thus:
toff Lp·IpN·(Vout Vf) (eq. 17)
If one wants to keep DCM only, but still need to pass the
maximum power, we will not allow a dead-time after the
core is reset, but rather immediately restart. The switching
time can be expressed by:
Tsw  toff ton Lp·Ip· 1Vin 1N·(Vout Vf)
(eq. 18)
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·Fsw (eq. 19)  which, by extracting
Ip and plugging into Equation 19, leads to:
Tsw  Lp 2·Pout
·Fsw·Lp  · 1Vin 1N·(Vout Vf)
(eq. 20)




(eq. 21) , with Vr = N . (Vout + Vf) and  the efficiency.
If Lp critical gives the inductance value above which
DCM operation is lost, there is another expression we can
write to connect Lp, the primary peak current bounded by
the NCP101X and the maximum duty-cycle that needs to
stay below 50%:
Lpmax DCmax·Vinmin·TswIpmax (eq. 22)  where Vinmin
corresponds to the lowest rectified bulk voltage, hence the
longest ton duration or largest duty-cycle. Ip max is the
available peak current from the considered part, e.g. 350 mA
typical for the NCP1013 (however, the minimum value of
this parameter shall be considered for reliable evaluation).
Combining Equations 21 and 22 gives the maximum
theoretical power you can pass respecting the peak current
capability of the NCP101X, the maximum duty-cycle and






From Equation 22 we obtain the operating duty-cycle
d Ip·LpVin·Tsw
(eq. 24)
 which lets us calculate the RMS
current circulating in the MOSFET:
IdRMS Ip· d3 (eq. 25) . From this equation, we
obtain the average dissipation in the MOSFET:
Pavg 13 ·Ip
2
·d·RDSon (eq. 26)  to which switching
losses shall be added.
If we stick to Equation 23, compute Lp and follow the
above calculations, we will discover that a power supply
built with the NCP101X and operating from a 100 Vac line
minimum will not be able to deliver more than 7.0 W
continuous, regardless of the selected switching frequency
(however the transformer core size will go down as
Fswitching is increased). This number increases
significantly when operated from a single European mains
(18 W). Application note AND8125/D, “Evaluating the
Power Capability of the NCP101X Members” details how
to assess the available power budget from all the NCP101X
series.
Example 1. A 12 V 7.0 W SMPS operating on a large
mains with NCP101X:
Vin = 100 Vac to 250 Vac or 140 Vdc to 350 Vdc once
rectified, assuming a low bulk ripple
Efficiency = 80%
Vout = 12 V, Iout = 580 mA
Fswitching = 65 kHz
Ip max = 350 mA – 10% = 315 mA
Applying the above equations leads to:
Selected maximum reflected voltage = 120 V
with Vout = 12 V, secondary drop = 0.5 V → Np:Ns = 1:0.1
Lp critical = 3.2 mH
Ip = 292 mA
Duty-cycle worse case = 50%
Idrain RMS = 119 mA
PMOSFET = 354 mW at RDSon = 24  (TJ > 100°C)
PDSS = 1.1 mA x 350 V = 385 mW, if DSS is used
Secondary diode voltage stress = (350 x 0.1) + 12 = 47 V
(e.g. a MBRS360T3, 3.0 A/60 V would fit)
Example 2. A 12 V 16 W SMPS operating on narrow
European mains with NCP101X:
Vin = 230 Vac  15%, 276 Vdc for Vin min to 370 Vdc
once rectified
Efficiency = 80%
Vout = 12 V, Iout = 1.25 A
Fswitching = 65 kHz
Ip max = 350 mA – 10% = 315 mA
Applying the equations leads to:
Selected maximum reflected voltage = 250 V
with Vout = 12 V, secondary drop = 0.5 V → Np:Ns = 1:0.05
Lp = 6.6 mH
Ip = 0.305 mA
Duty-cycle worse case = 0.47
Idrain RMS = 121 mA
PMOSFET = 368 mW at RDSon = 24  (TJ  > 100°C)
PDSS = 1.1 mA x 370 V = 407 mW, if DSS is used below an
ambient of 50°C.
Secondary diode voltage stress = (370 x 0.05) + 12 = 30.5 V
(e.g. a MBRS340T3, 3.0 A/40 V)
Please note that these calculations assume a flat DC rail
whereas a 10 ms ripple naturally affects the final voltage
available on the transformer end. Once the Bulk capacitor has
been selected, one should check that the resulting ripple (min
Vbulk?) is still compatible with the above calculations. As an
example, to benefit from the largest operating range, a 7.0 W
board was built with a 47 F bulk capacitor which ensured
discontinuous operation even in the ripple minimum waves.




As in any Flyback design, it is important to limit the
drain excursion to a safe value, e.g. below the MOSFET
BVDSS which is 700 V. Figure 27 presents possible
implementations:


































Figure 27A: The simple capacitor limits the voltage
according to Equation 15. This option is only valid for low
power applications, e.g. below 5.0 W, otherwise chances
exist to destroy the MOSFET. After evaluating the leakage
inductance, you can compute C with Equation 15. Typical
values are between 100 pF and up to 470 pF. Large
capacitors increase capacitive losses.
Figure 27B: This diagram illustrates the most standard
circuitry called the RCD network. Rclamp and Cclamp are






Vclamp is usually selected 50-80 V above the reflected
value N x (Vout + Vf). The diode needs to be a fast one and
a MUR160 represents a good choice. One major drawback
of the RCD network lies in its dependency upon the peak
current. Worse case occurs when Ip and Vin are maximum
and Vout is close to reach the steady-state value.
Figure 27C: This option is probably the most expensive of
all three but it offers the best protection degree. If you need
a very precise clamping level, you must implement a Zener
diode or a TVS. There are little technology differences
behind a standard Zener diode and a TVS. However, the die
area is far bigger for a transient suppressor than that of Zener.
A 5.0 W Zener diode like the 1N5388B will accept 180 W
peak power if it lasts less than 8.3 ms. If the peak current in
the worse case (e.g. when the PWM circuit maximum
current limit works) multiplied by the nominal Zener
voltage exceeds these 180 W, then the diode will be
destroyed when the supply experiences overloads. A
transient suppressor like the P6KE200 still dissipates 5.0 W
of continuous power but is able to accept surges up to 600 W
@ 1.0 ms. Select the Zener or TVS clamping level between
40 to 80 V above the reflected output voltage when the
supply is heavily loaded.




A 6.5 W NCP1012-Based Flyback Converter
Figure 28 shows a converter built with a NCP1012
delivering 6.5 W from a universal input. The board uses the
Dynamic Self-Supply and a simplified Zener-type
feedback. This configuration was selected for cost reasons
and a more precise circuitry can be used, e.g. based on a
TL431:






















































The converter built according to Figure 29 layouts, gave
the following results:
•Efficiency at Vin = 100 Vac and Pout = 6.5 W = 75.7%
•Efficiency at Vin = 230 Vac and Pout = 6.5 W = 76.5%
Figure 29. The NCP1012-Based PCB Layout . . . and its Associated Component Placement
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A 7.0 W NCP1013-based Flyback Converter 
Featuring Low Standby Power
Figure 30 depicts another typical application showing a
NCP1013-65 kHz operating in a 7.0 W converter up to
70°C of ambient temperature. We can increase the output
power since an auxiliary winding is used, the DSS is
disabled, and thus offering more room for the MOSFET. In
this application, the feedback is made via a TLV431 whose
low bias current (100 A min) helps to lower the no-load
standby power.



































































Measurements have been taken from a demonstration
board implementing the diagram in Figure 30 and the
following results were achieved, with either the auxiliary
winding in place or through the Dynamic Self-Supply:
Vin = 230 Vac, auxiliary winding, Pout = 0, Pin = 60 mW
Vin = 100 Vac, auxiliary winding, Pout = 0, Pin = 42 mW
Vin = 230 Vac, Dynamic Self-Supply, Pout = 0,
Pin = 300 mW
Vin = 100 Vac, Dynamic Self-Supply, Pout = 0,
Pin = 130 mW
Pout = 7.0 W,  = 81% @ 230 Vac, with auxiliary winding
Pout = 7.0 W,  = 81.3 @ 100 Vac, with auxiliary winding
For a quick evaluation of Figure 30 application example,
the following transformers are available from Coilcraft:
A9619-C, Lp = 3.0 mH, Np:Ns = 1:0.1, 7.0 W
application on universal mains, including auxiliary winding,
NCP1013-65kHz.
A0032-A, Lp = 6.0 mH, Np:Ns = 1:0.055, 10 W
application on European mains, DSS operation only,
NCP1013-65 kHz.
Coilcraft




























NCP1011APL065R2G 65 PDIP-7 (Gull Wing)
(Pb-Free) 1000 / Tape & Reel
23 250
NCP1010ST65T3 65 SOT-223



















NCP1011APL065R2G 65 PDIP-7 (Gull Wing)
(Pb-Free)
1000 / Tape & Reel 23 250
NCP1011AP100 100 PDIP-7









NCP1011APL130R2G 130 PDIP-7 (Gull Wing)
(Pb-Free) 1000 / Tape & Reel
23 250
NCP1011ST65T3 65 SOT-223



















NCP1012APL065R2G 65 PDIP-7 (Gull Wing)
(Pb-Free) 1000 / Tape & Reel
11 250
NCP1012AP100 100 PDIP-7





†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
Additional Gull Wing option may be available upon request. Please contact your ON Semiconductor representative.









NCP1012APL100R2G 100 PDIP-7 (Gull Wing)
(Pb-Free)
1000 / Tape & Reel 11 250
NCP1012AP133 130 PDIP-7





NCP1012APL130R2G 130 PDIP-7 (Gull Wing)
(Pb-Free) 1000 / Tape & Reel
11 250
NCP1012ST65T3 65 SOT-223

















































NCP1014APL065R2G 65 PDIP-7 (Gull Wing)
(Pb-Free) 1000 / Tape & Reel
11 450
NCP1014AP100 100 PDIP-7





NCP1014APL100R2G 100 PDIP-7 (Gull Wing)
(Pb-Free) 1000 / Tape & Reel
11 450
NCP1014ST65T3 65 SOT-223









†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
Additional Gull Wing option may be available upon request. Please contact your ON Semiconductor representative.









1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. PACKAGE CONTOUR OPTIONAL (ROUND OR
SQUARE CORNERS).
4. DIMENSION L TO CENTER OF LEAD WHEN
FORMED PARALLEL.
















MAM0.13 (0.005) B MT
DIM MIN MAX MIN MAX
INCHESMILLIMETERS
A 9.40 10.16 0.370 0.400
B 6.10 6.60 0.240 0.260
C 3.94 4.45 0.155 0.175
D 0.38 0.51 0.015 0.020
F 1.02 1.78 0.040 0.070
G 2.54 BSC 0.100 BSC
H 0.76 1.27 0.030 0.050
J 0.20 0.30 0.008 0.012
K 2.92 3.43 0.115 0.135
L 7.62 BSC 0.300 BSC
M --- 10  --- 10  





1. DIMENSIONS AND TOLERANCING PER
ASME Y14.5M, 1994.









































M 0  8  



















*For additional information on our Pb-Free strategy and soldering
details, please download the ON Semiconductor Soldering and































1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.




MIN NOM MAX MIN
MILLIMETERS
1.50 1.63 1.75 0.060
INCHES
A1 0.02 0.06 0.10 0.001
b 0.60 0.75 0.89 0.024
b1 2.90 3.06 3.20 0.115
c 0.24 0.29 0.35 0.009
D 6.30 6.50 6.70 0.249
E 3.30 3.50 3.70 0.130
e 2.20 2.30 2.40 0.087











L1 1.50 1.75 2.00 0.060
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LOW POWER, SINGLE-SUPPLY, RAIL-TO-RAIL
OPERATIONAL AMPLIFIERS
MicroAmplifier ™ Series




l RAIL-TO-RAIL OUTPUT (within 1mV)






OPA344: 1MHz, G ≥ 1




l THD + NOISE: 0.006%
APPLICATIONS
l  PCMCIA CARDS
l  DATA ACQUISITION
l  PROCESS CONTROL





The OPA344 and OPA345 series rail-to-rail CMOS
operational amplifiers are designed for precision, low-
power,  miniature applications. The OPA344 is unity
gain stable, while the OPA345 is optimized for gains
greater than or equal to five, and has a gain-bandwidth
product of 3MHz.
The OPA344 and OPA345 are optimized to operate on
a single supply from 2.5V and up to 5.5V with an input
common-mode voltage range that extends 300mV
beyond the supplies. Quiescent current is only
250µA (max).
Rail-to-rail input and output make them ideal for driving
sampling analog-to-digital converters. They are also well
suited for general purpose and audio applicaitons and
providing I/V conversion at the output of D/A converters.
Single, dual and quad versions have identical specs for
design flexibility.
A variety of packages are available. All are specified for
operation from –40ºC to 85ºC. A SPICE macromodel is






















































































TSSOP-14, SO-14, 14-PIn DIP (OPA4344 Only)
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® OPA344, 2344, 4344
OPA345, 2345, 4345
SPECIFICATIONS: VS = 2.7V to 5.5V
At TA = +25°C, RL = 10kΩ connected to VS/2 and VOUT = VS /2, unless otherwise noted.




PARAMETER CONDITION MIN TYP MAX UNITS
OFFSET VOLTAGE
Input Offset Voltage VOS VS = +5.5V, VCM = VS/2 ±0.2 ±1 mV
Over Temperature ±0.8 ±1.2 mV
vs Temperature dVOS/dT ±3 µV/°C
vs Power Supply PSRR VS = 2.7V to 5.5V, VCM < (V+) -1.8V 30 200 µV/V
Over Temperature VS = 2.7V to 5.5V, VCM < (V+) -1.8V 250 µV/V
Channel Separation, dc 0.2 µV/V
f = 1kHz 130 dB
INPUT BIAS CURRENT
Input Bias Current IB ±0.2 ±10 pA
Over Temperature                 See Typical Curve pA
Input Offset Current IOS ±0.2 ±10 pA
NOISE
Input Voltage Noise f = 0.1 to 50kHz 8 µVrms
Input Voltage Noise Density    en f = 10kHz 30 nV/√Hz
Current Noise Density in f = 10kHz 0.5 fA/√Hz
INPUT VOLTAGE RANGE
Common-Mode Voltage Range VCM –0.3 (V+) + 0.3 V
Common-Mode Rejection Ratio CMRR VS = +5.5V, –0.3V < VCM < (V+)-1.8 76 92 dB
Over Temperature VS = +5.5V, –0.3V < VCM < (V+)-1.8 74 dB
Common-Mode Rejection CMRR VS = +5.5V, –0.3V < VCM < 5.8V 70 84 dB
Over Temperature VS = +5.5V, –0.3V < VCM < 5.8V 68 dB
Common-Mode Rejection CMRR VS = +2.7V, –0.3V < VCM < 3V 66 80 dB
Over Temperature VS = +2.7V, –0.3V < VCM < 3V 64 dB
INPUT IMPEDANCE
Differential 1013 || 3 Ω || pF
Common-Mode 1013 || 6 Ω || pF
OPEN-LOOP GAIN
Open-Loop Voltage Gain AOL RL = 100kΩ, 10mV < VO < (V+) –10mV 104 122 dB
Over Temperature RL = 100kΩ, 10mV < VO < (V+) –10mV 100 dB
RL = 5kΩ, 400mV < VO < (V+) –400mV 96 120 dB
Over Temperature RL = 5kΩ, 400mV < VO < (V+) –400mV 90 dB
FREQUENCY RESPONSE CL = 100pF
Gain-Bandwidth Product GBW 1 MHz
Slew Rate SR 0.8 V/µs
Settling Time, 0.1% VS = 5.5V, 2V Step 5 µs
0.01% VS = 5.5V, 2V Step 8 µs
Overload Recovery Time VIN • G = VS 2.5 µs
Total Harmonic Distortion + Noise THD+N VS = 5.5V, VO = 3Vp-p, G = 1, f = 1kHz 0.006 %
OUTPUT
Voltage Output Swing from Rail(1) RL = 100kΩ, AOL ≥ 96dB 1 mV
RL = 100kΩ, AOL ≥ 104dB 3 10 mV
Over Temperature RL = 100kΩ, AOL ≥ 100dB 10 mV
RL = 5kΩ, AOL ≥ 96dB 40 400 mV
Over Temperature RL = 5kΩ, AOL ≥ 90dB 400 mV
Short-Circuit Current ISC ±15 mA
Capacitive Load Drive CLOAD See Typical Curve
POWER SUPPLY
Specified Voltage Range VS 2.7 5.5 V
Operating Voltage Range 2.5 to 5.5 V
Quiescent Current (per amplifier) IQ VS = 5.5V, IO = 0 150 250 µA
Over Temperature 300 µA
TEMPERATURE RANGE
Specified Range –40 85 °C
Operating Range –55 125 °C
Storage Range –65 150 °C
Thermal Resistance θJA
SOT23-5 Surface Mount 200 °C/W
MSOP-8 Surface Mount 150 °C/W
8-Pin DIP 100 °C/W
SO-8 Surface Mount 150 °C/W
TSSOP-14 Surface Mount 100 °C/W
14-Pin DIP 80 °C/W
SO-14 Surface Mount 100 °C/W




SPECIFICATIONS: VS = 2.7V to 5.5V
At TA = +25°C, RL = 10kΩ connected to VS/2 and VOUT = VS /2, unless otherwise noted.




PARAMETER CONDITION MIN TYP MAX UNITS
OFFSET VOLTAGE
Input Offset Voltage VOS VS = +5.5V, VCM = VS/2 ±0.2 ±1 mV
Over Temperature ±0.8 ±1.2 mV
vs Temperature dVOS/dT ±3 µV/°C
vs Power Supply PSRR VS = 2.7V to 5.5V, VCM < (V+) -1.8V 30 200 µV/V
Over Temperature VS = 2.7V to 5.5V, VCM < (V+) -1.8V 250 µV/V
Channel Separation, dc 0.2 µV/V
f = 1kHz 130 dB
INPUT BIAS CURRENT
Input Bias Current IB ±0.2 ±10 pA
Over Temperature                 See Typical Curve pA
Input Offset Current IOS ±0.2 ±10 pA
NOISE
Input Voltage Noise f = 0.1 to 50kHz 8 µVrms
Input Voltage Noise Density    en f = 10kHz 30 nV/√Hz
Current Noise Density in f = 10kHz 0.5 fA/√Hz
INPUT VOLTAGE RANGE
Common-Mode Voltage Range VCM –0.3 (V+) + 0.3 V
Common-Mode Rejection Ratio CMRR VS = +5.5V, –0.3V < VCM < (V+)-1.8 76 92 dB
Over Temperature VS = +5.5V, –0.3V < VCM < (V+)-1.8 74 dB
Common-Mode Rejection Ratio CMRR VS = +5.5V, –0.3V < VCM < 5.8V 70 84 dB
Over Temperature VS = +5.5V, –0.3V < VCM < 5.8V 68 dB
Common-Mode Rejection Ratio CMRR VS = +2.7V, –0.3V < VCM < 3V 66 80 dB
Over Temperature VS = +2.7V, –0.3V < VCM < 3V 64 dB
INPUT IMPEDANCE
Differential 1013 || 3 Ω || pF
Common-Mode 1013 || 6 Ω || pF
OPEN-LOOP GAIN
Open-Loop Voltage Gain AOL RL = 100kΩ, 10mV < VO < (V+) –10mV 104 122 dB
Over Temperature RL = 100kΩ, 10mV < VO < (V+) –10mV 100 dB
RL = 5kΩ, 400mV < VO < (V+) –400mV 96 120 dB
Over Temperature RL = 5kΩ, 400mV < VO < (V+) –400mV 90 dB
FREQUENCY RESPONSE CL = 100pF
Gain-Bandwidth Product GBW 3 MHz
Slew Rate SR 2 V/µs
Settling Time, 0.1% G = 5, 2V Output Step 1.5 µs
0.01% G = 5, 2V Output Step 1.6 µs
Overload Recovery Time VIN • G = VS 2.5 µs
Total Harmonic Distortion + Noise THD+N VS = 5.5V, VO = 2.5Vp-p, G = 5, f = 1kHz 0.006 %
OUTPUT
Voltage Output Swing from Rail(1) RL = 100kΩ, AOL ≥ 96dB 1 mV
RL = 100kΩ, AOL ≥ 104dB 3 10 mV
Over Temperature RL = 100kΩ, AOL ≥ 100dB 10 mV
RL = 5kΩ, AOL ≥ 96dB 40 400 mV
Over Temperature RL = 5kΩ, AOL ≥ 90dB 400 mV
Short-Circuit Current ISC ±15 mA
Capacitive Load Drive CLOAD See Typical Curve
POWER SUPPLY
Specified Voltage Range VS 2.7 5.5 V
Operating Voltage Range 2.5 to 5.5 V
Quiescent Current (per amplifier) IQ VS = 5.5V, IO = 0 150 250 µA
Over Temperature 300 µA
TEMPERATURE RANGE
Specified Range –40 85 °C
Operating Range –55 125 °C
Storage Range –65 150 °C
Thermal Resistance θJA
SOT23-5 Surface Mount 200 °C/W
MSOP-8 Surface Mount 150 °C/W
SO-8 Surface Mount 150 °C/W
TSSOP-14 Surface Mount 100 °C/W
SO-14 Surface Mount 100 °C/W
NOTE: (1) Output voltage swings are measured between the output and power-supply rails.
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OPA345, 2345, 4345
PACKAGE SPECIFIED
DRAWING TEMPERATURE PACKAGE ORDERING TRANSPORT
PRODUCT PACKAGE NUMBER RANGE MARKING NUMBER(1) MEDIA
OPA344NA SOT23-5 331 –40°C to +85°C B44 OPA344NA/250 Tape and Reel
" " " " " OPA344NA/3K Tape and Reel
OPA344UA SO-8 182 –40°C to +85°C OPA344UA OPA344UA Rails
" " " " " OPA344UA/2K5 Tape and Reel
OPA344PA 8-Pin Dip 006 –40° C to +85°C OPA344PA OPA344PA Rails
OPA2344EA MSOP-8 337 –40°C to +85°C C44 OPA2344EA/250 Tape and Reel
" " " " " OPA2344EA/2K5 Tape and Reel
OPA2344UA SO-8 182 –40°C to +85°C OPA2344UA OPA2344UA Rails
" " " " " OPA2344UA/2K5 Tape and Reel
OPA2344PA 8-Pin DIP 006 –40°C to +85°C OPA2344PA OPA2344PA Rails
OPA4344EA TSSOP-14 357 –40°C to +85°C OPA4344EA OPA4344EA/250 Rails
" " " " " OPA4344EA/2K5 Tape and Reel
OPA4344UA SO-14 235 –40°C to +85°C OPA4344UA OPA4344UA Rails
" " " " " OPA4344UA/2K5 Tape and Reel
OPA4344PA 14-Pin DIP 010 –40°C to +85°C OPA4344PA OPA4344PA Rails
OPA345NA SOT23-5 331 –40°C to +85°C A45 OPA345NA/250 Tape and Reel
" " " " " OPA345NA/3K Tape and Reel
OPA345UA SO-8 182 –40°C to +85°C OPA345UA OPA345UA Rails
" " " " " OPA345UA/2K5 Tape and Reel
OPA2345EA MSOP-8 337 –40°C to +85°C B45 OPA2345EA/250 Tape and Reel
" " " " " OPA2345EA/2K5 Tape and Reel
OPA2345UA SO-8 182 –40°C to +85°C OPA2345UA OPA2345UA Rails
" " " " " OPA2345UA/2K5 Tape and Reel
OPA4345EA TSSOP-14 357 –40°C to +85°C OPA4345EA OPA4345EA/250 Tape and Reel
" " " " " OPA4345EA/2K5 Tape and Reel
OPA4345UA SO-14 235 –40°C to +85°C OPA4345UA OPA4345UA Rails
" " " " " OPA4345UA/2K5 Tape and Reel
NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500 pieces
of “OPA344UA/2K5” will get a single 2500-piece Tape and Reel.
PACKAGE/ORDERING INFORMATION
Supply Voltage, V+ to V- ................................................................... 7.5V
Signal Input Terminals, Voltage(2) ..................... (V–) –0.5V to (V+) +0.5V
Current(2) .................................................... 10mA
Output Short-Circuit(3) .............................................................. Continuous
Operating Temperature ..................................................–55°C to +125°C
Storage Temperature ..................................................... –65°C to +150°C
Junction Temperature ...................................................................... 150°C
Lead Temperature (soldering, 10s) ................................................. 300°C
ESD Tolerance (Human Body Model) ............................................ 4000V
NOTES: (1) Stresses above these ratings may cause permanent damage.
Exposure to absolute maximum conditions for extended periods may
degrade device reliability. These are stress ratings only. Functional opera-
tion of the device at these conditions, or beyond the specified operating
conditions, is not implied. (2) Input terminals are diode-clamped to the power
supply rails. Input signals that can swing more than 0.5V beyond the supply
rails should be current-limited to 10mA or less. (3) Short-circuit to ground,
one amplifier per package.
ABSOLUTE MAXIMUM RATINGS(1) ELECTROSTATIC
DISCHARGE SENSITIVITY
This integrated circuit can be damaged by ESD. Burr-Brown
recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling
and installation procedures can cause damage. ESD damage
can range from subtle performance degradation to complete
device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric






At TA = +25°C, VS = +5V, and RL = 10kΩ connected to VS/2, unless otherwise noted.
POWER SUPPLY AND COMMON-MODE









































































Dual and quad devices.
G = 1, all channels.
Quad measured channel
A to D or B to C—other
combinations yield improved
rejection.
VOLTAGE AND CURRENT NOISE




























































































® OPA344, 2344, 4344
OPA345, 2345, 4345
TYPICAL PERFORMANCE CURVES (Cont.)
At TA = +25°C, VS = +5V, and RL = 10kΩ connected to VS/2, unless otherwise noted.














OPA344: G = 1
OPA345: G = 5
OPEN-LOOP GAIN, COMMON-MODE REJECTION RATIO,

















































































































































Input voltage ≤ –0.3V
can cause op amp output




TYPICAL PERFORMANCE CURVES (Cont.)
At TA = +25°C, VS = +5V, and RL = 10kΩ connected to VS/2, unless otherwise noted.
QUIESCENT CURRENT AND





















































Output Voltage Swing from Rail (mV) 
120 100 80 60 40 20 0
RL = 5kΩ
RL = 100kΩ

















































































































Offset Voltage Drift (µV/°C)–
10 –8 –6 –4 –2 0 2 4 6 8 10
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® OPA344, 2344, 4344
OPA345, 2345, 4345
TYPICAL PERFORMANCE CURVES (Cont.)


































SMALL-SIGNAL STEP RESPONSE: OPA345








SMALL-SIGNAL STEP RESPONSE: OPA344
G = +1, RL = 10kΩ, CL = 100pF
OPA344
5µs/div
LARGE-SIGNAL STEP RESPONSE: OPA344






LARGE-SIGNAL STEP RESPONSE: OPA345









































OPA344 series op amps are unity gain stable and can operate
on a single supply, making them highly versatile and easy to
use.  OPA345 series op amps are optimized for applications
requiring higher speeds with gains of 5 or greater.
Rail-to-rail input and output swing significantly increases
dynamic range, especially in low supply applications. Figure
1 shows the input and output waveforms for the OPA344 in
unity-gain configuration. Operation is from VS = +5V with
a 10kΩ load connected to VS/2. The input is a 5Vp-p
sinusoid. Output voltage is approximately 4.997Vp-p.
Power supply pins should be by passed with 0.01pF ceramic
capacitors.
OPERATING VOLTAGE
OPA344 and OPA345 series op amps are fully specified and
guaranteed from +2.7V to +5.5V. In addition, many specifi-
cations apply from –40ºC to +85ºC. Parameters that vary
significantly with operating voltages or temperature are
shown in the Typical Performance Curves.
RAIL-TO-RAIL INPUT
The input common-mode voltage range of the OPA344 and
OPA345 series extends 300mV beyond the supply rails.
This is achieved with a complementary input stage—an N-
channel input differential pair in parallel with a P-channel
differential pair (see Figure 2). The N-channel pair is active
for input voltages close to the positive rail, typically (V+) –
1.3V to 300mV above the positive supply, while the P-
channel pair is on for inputs from 300mV below the negative
supply to approximately (V+) –1.3V. There is a small
transition region, typically (V+) – 1.5V to (V+) – 1.1V, in
which both pairs are on. This 400mV transition region can
vary 300mV with process variation. Thus, the transition
region (both stages on) can range from (V+) – 1.8V to (V+)
– 1.4V on the low end, up to (V+) – 1.2V to (V+) – 0.8V on
the high end. Within the 400mV transition region PSRR,
CMRR, offset voltage, offset drift, and THD may be de-
graded compared to operation outside this region. For more
information on designing with rail-to-rail input op amps, see
Figure 3 “Design Optimization with Rail-to-Rail Input Op
Amps.”


















Output (inverted on scope)




® OPA344, 2344, 4344
OPA345, 2345, 4345
COMMON-MODE REJECTION
The CMRR for the OPA344 and OPA345 is specified in
several ways so the best match for a given application may
be used. First, the CMRR of the device in the common-mode
range below the transition region (VCM < (V+) – 1.8V) is
given. This specification is the best indicator of the capabil-
ity of the device when the application requires use of one of
the differential input pairs. Second, the CMRR at VS = 5.5V
over the entire common-mode range is specified. Third, the
CMRR at VS = 2.7V over the entire common-mode range is
provided. These last two values include the variations seen
through the transition region.
INPUT VOLTAGE BEYOND THE RAILS
If the input voltage can go more than 0.3V below the
negative power supply rail (single-supply ground), special
precautions are required. If the input voltage goes suffi-
ciently negative, the op amp output may lock up in an
inoperative state. A Schottky diode clamp circuit will pre-
vent this—see Figure 4. The series resistor prevents exces-
sive current (greater than 10mA) in the Schottky diode  and
in the internal ESD protection diode, if the input voltage can
exceed the positive supply voltage. If the signal source is
limited to less than 10mA, the input resistor is not required.
RAIL-TO-RAIL OUTPUT
A class AB output stage with common-source transistors is
used to achieve rail-to-rail output. This output stage is
capable of driving 600Ω loads connected to any potential
between V+ and ground. For light resistive loads (> 50kΩ),
the output voltage can typically swing to within 1mV from
supply rail. With moderate resistive loads (2kΩ to 50kΩ),
the output can swing to within a few tens of milli-volts from
the supply rails while maintaining high open-loop gain. See

















G = 1 Buffer
VCM = VIN = VO
FIGURE 3. Design Optimization with Rail-to-Rail Input Op Amps.
Rail-to-rail op amps can be used in virtually any op amp
configuration. To achieve optimum performance, how-
ever, applications using these special double-input-stage
op amps may benefit from consideration of their special
behavior.
In many applications, operation remains within the com-
mon-mode range of only one differential input pair.
However some applications exercise the amplifier through
the transition region of both differential input stages.
Although the two input stages are laser trimmed for
excellent matching, a small discontinuity may occur in
this transition. Careful selection of the circuit configura-
tion, signal levels and biasing can often avoid this transi-
tion region.
DESIGN OPTIMIZATION WITH RAIL-TO-RAIL INPUT OP AMPS
With a unity-gain buffer, for example, signals will traverse
this transition at approximately 1.3V below V+ supply
and may exhibit a small discontinuity at this point.
The common-mode voltage of the non-inverting ampli-
fier is equal to the input voltage. If the input signal always
remains less than the transition voltage, no discontinuity
will be created. The closed-loop gain of this configura-
tion can still produce a rail-to-rail output.
Inverting amplifiers have a constant common-mode volt-
age equal to VB. If this bias voltage is constant, no
discontinuity will be created. The bias voltage can gener-
ally be chosen to avoid the transition region.
FIGURE 4. Input Current Protection for Voltages Exceed-









Schottky diode is required only 
if input voltage can go more 
than 0.3V below ground.
CAPACITIVE LOAD AND STABILITY
The OPA344 in a unity-gain configuration and the OPA345
in gains greater than 5 can directly drive up to 250pF pure
capacitive load. Increasing the gain enhances the amplifier’s




performance curve “Small-Signal Overshoot vs Capacitive
Load.” In unity-gain configurations, capacitive load drive
can be improved by inserting a small (10Ω to 20Ω) resistor,
RS, in series with the output, as shown in Figure 5. This
significantly reduces ringing while maintaining dc perfor-
mance for purely capacitive loads. However, if there is a
resistive load in parallel with the capacitive load, a voltage
divider is created, introducing a dc error at the output and
slightly reducing the output swing. The error introduced is
proportional to the ratio RS/RL, and is generally negligible.
FIGURE 6. OPA344 in Noninverting Configuration Driving ADS7822.
FIGURE 7. Speech Bandpass Filtered Data Acquisition System.
DRIVING A/D CONVERTERS
The OPA344 and OPA345 series op amps are optimized for
driving medium-speed sampling A/D converters. The
OPA344 and OPA345 op amps buffer the A/D’s input
capacitance and resulting charge injection while providing
signal gain.
Figures 6 shows the OPA344 in a basic noninverting con-
figuration driving the ADS7822. The ADS7822 is a 12-bit,
micro-power sampling converter in the MSOP-8 package.
When used with the low-power, miniature packages of the
OPA344, the combination is ideal for space-limited, low-
power applications. In this configuration, an RC network at
the A/D’s input can be used to filter charge injection.
Figure 7 shows the OPA2344 driving an ADS7822 in a
speech bandpass filtered data acquisition system. This small,
low-cost solution provides the necessary amplification and
signal conditioning to interface directly with an electret
microphone. This circuit will operate with VS = +2.7V to
+5V with less than 500µA quiescent current.
FIGURE 5. Series Resistor in Unity-Gain Configuration





















































































NOTE: A/D Input = 0 to VREF
VIN = 0V to 5V for
0V to 5V output.










Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
OPA2344EA/250 ACTIVE MSOP DGK 8 250 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
OPA2344EA/250G4 ACTIVE MSOP DGK 8 250 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
OPA2344EA/2K5 ACTIVE MSOP DGK 8 2500 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
OPA2344EA/2K5G4 ACTIVE MSOP DGK 8 2500 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
OPA2344PA ACTIVE PDIP P 8 50 Green (RoHS &
no Sb/Br)
CU NIPDAU N / A for Pkg Type
OPA2344PAG4 ACTIVE PDIP P 8 50 Green (RoHS &
no Sb/Br)
CU NIPDAU N / A for Pkg Type
OPA2344UA ACTIVE SOIC D 8 100 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
OPA2344UA/2K5 ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
OPA2344UA/2K5G4 ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
OPA2344UAG4 ACTIVE SOIC D 8 100 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
OPA2345EA/250 ACTIVE MSOP DGK 8 250 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
OPA2345EA/250G4 ACTIVE MSOP DGK 8 250 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
OPA2345EA/2K5G4 ACTIVE MSOP DGK 8 TBD Call TI Call TI
OPA2345UA ACTIVE SOIC D 8 100 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
OPA2345UA/2K5 ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
OPA2345UA/2K5G4 ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
OPA2345UAG4 ACTIVE SOIC D 8 100 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
OPA344NA/250 ACTIVE SOT-23 DBV 5 250 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
OPA344NA/250G4 ACTIVE SOT-23 DBV 5 250 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
OPA344NA/3K ACTIVE SOT-23 DBV 5 3000 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
OPA344NA/3KG4 ACTIVE SOT-23 DBV 5 3000 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
OPA344PA ACTIVE PDIP P 8 50 Green (RoHS &
no Sb/Br)
CU NIPDAU N / A for Pkg Type
OPA344PAG4 ACTIVE PDIP P 8 50 Green (RoHS &
no Sb/Br)
CU NIPDAU N / A for Pkg Type
OPA344UA ACTIVE SOIC D 8 100 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
OPA344UA/2K5 ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br)










Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
OPA344UA/2K5G4 ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
OPA344UAG4 ACTIVE SOIC D 8 100 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
OPA345NA/250 ACTIVE SOT-23 DBV 5 250 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
OPA345NA/250G4 ACTIVE SOT-23 DBV 5 250 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
OPA345NA/3KG4 ACTIVE SOT-23 DBV 5 TBD Call TI Call TI
OPA345UA ACTIVE SOIC D 8 100 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
OPA345UAG4 ACTIVE SOIC D 8 100 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
OPA4344EA/250 ACTIVE TSSOP PW 14 250 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
OPA4344EA/250G4 ACTIVE TSSOP PW 14 250 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
OPA4344EA/2K5 ACTIVE TSSOP PW 14 2500 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
OPA4344EA/2K5G4 ACTIVE TSSOP PW 14 2500 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
OPA4344PA ACTIVE PDIP N 14 25 Green (RoHS &
no Sb/Br)
CU NIPDAU N / A for Pkg Type
OPA4344PAG4 ACTIVE PDIP N 14 25 Green (RoHS &
no Sb/Br)
CU NIPDAU N / A for Pkg Type
OPA4344UA ACTIVE SOIC D 14 58 Green (RoHS &
no Sb/Br)
Call TI Level-2-260C-1 YEAR
OPA4344UA/2K5 ACTIVE SOIC D 14 2500 Green (RoHS &
no Sb/Br)
Call TI Level-2-260C-1 YEAR
OPA4344UA/2K5G4 ACTIVE SOIC D 14 2500 Green (RoHS &
no Sb/Br)
Call TI Level-2-260C-1 YEAR
OPA4344UAG4 ACTIVE SOIC D 14 58 Green (RoHS &
no Sb/Br)
Call TI Level-2-260C-1 YEAR
OPA4345EA/250 ACTIVE TSSOP PW 14 250 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
OPA4345EA/250G4 ACTIVE TSSOP PW 14 250 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
OPA4345UA ACTIVE SOIC D 14 58 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
OPA4345UA/2K5G4 ACTIVE SOIC D 14 TBD Call TI Call TI
OPA4345UAG4 ACTIVE SOIC D 14 58 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check




TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
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OPA2344EA/250 DGK 8 SITE 41 180 12 5.3 3.4 1.4 8 12 Q1
OPA2344EA/2K5 DGK 8 SITE 41 330 12 5.3 3.4 1.4 8 12 Q1
OPA2344UA/2K5 D 8 SITE 41 330 12 6.4 5.2 2.1 8 12 Q1
OPA2345EA/250 DGK 8 SITE 41 180 12 5.3 3.4 1.4 8 12 Q1
OPA2345UA/2K5 D 8 SITE 41 330 12 6.4 5.2 2.1 8 12 Q1
OPA344NA/250 DBV 5 SITE 41 180 8 3.2 3.1 1.39 4 8 Q3
OPA344NA/3K DBV 5 SITE 41 180 8 3.2 3.1 1.39 4 8 Q3
OPA344UA/2K5 D 8 SITE 41 330 12 6.4 5.2 2.1 8 12 Q1
OPA345NA/250 DBV 5 SITE 41 180 8 3.2 3.1 1.39 4 8 Q3
OPA4344EA/250 PW 14 SITE 41 180 12 7.0 5.6 1.6 8 12 Q1
OPA4344EA/2K5 PW 14 SITE 41 330 12 7.0 5.6 1.6 8 12 Q1
OPA4344UA/2K5 D 14 SITE 41 330 16 6.5 9.0 2.1 8 16 Q1




Device Package Pins Site Length (mm) Width (mm) Height (mm)
OPA2344EA/250 DGK 8 SITE 41 184.0 184.0 50.0
OPA2344EA/2K5 DGK 8 SITE 41 346.0 346.0 29.0
OPA2344UA/2K5 D 8 SITE 41 346.0 346.0 29.0
OPA2345EA/250 DGK 8 SITE 41 184.0 184.0 50.0
OPA2345UA/2K5 D 8 SITE 41 346.0 346.0 29.0
OPA344NA/250 DBV 5 SITE 41 190.0 212.7 31.75
OPA344NA/3K DBV 5 SITE 41 190.0 212.7 31.75
OPA344UA/2K5 D 8 SITE 41 346.0 346.0 29.0
OPA345NA/250 DBV 5 SITE 41 190.0 212.7 31.75
OPA4344EA/250 PW 14 SITE 41 184.0 184.0 50.0
OPA4344EA/2K5 PW 14 SITE 41 346.0 346.0 29.0
OPA4344UA/2K5 D 14 SITE 41 346.0 346.0 33.0





Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements,
improvements, and other changes to its products and services at any time and to discontinue any product or service without notice.
Customers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s
standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this
warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily
performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should
provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask
work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services
are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such
products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under
the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is
accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an
unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties
may be subject to additional restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service
voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business
practice. TI is not responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would
reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement
specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications
of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related
requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any
applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its
representatives against any damages arising out of the use of TI products in such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is
solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in
connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products
are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any
non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products Applications
Amplifiers amplifier.ti.com Audio www.ti.com/audio
Data Converters dataconverter.ti.com Automotive www.ti.com/automotive
DSP dsp.ti.com Broadband www.ti.com/broadband
Interface interface.ti.com Digital Control www.ti.com/digitalcontrol
Logic logic.ti.com Military www.ti.com/military
Power Mgmt power.ti.com Optical Networking www.ti.com/opticalnetwork
Microcontrollers microcontroller.ti.com Security www.ti.com/security
RFID www.ti-rfid.com Telephony www.ti.com/telephony
Low Power www.ti.com/lpw Video & Imaging www.ti.com/video
Wireless
Wireless www.ti.com/wireless
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  Trimmed Offset Voltage:
TLC27L7 . . . 500 µV Max at 25°C,
 VDD = 5 V
  Input Offset Voltage Drift . . . Typically
0.1 µV/Month, Including the First 30 Days
  Wide Range of Supply Voltages Over
Specified Temperature Range:
0°C to 70°C . . . 3 V to 16 V
–40°C to 85°C . . . 4 V to 16 V
–55°C to 125°C . . . 4 V to 16 V
  Single-Supply Operation
  Common-Mode Input Voltage Range
Extends Below the Negative Rail (C-Suffix,
I-Suffix Types)
  Ultra-Low Power . . . Typically 95 µW
at 25°C, VDD = 5 V
  Output Voltage Range Includes Negative
Rail
  High Input Impedance . . . 1012 Ω Typ
  ESD-Protection Circuitry
  Small-Outline Package Option Also
Available in Tape and Reel
  Designed-In Latch-Up immunity
     
description
The TLC27L2 and TLC27L7 dual operational
amplifiers combine a wide range of input offset
voltage grades with low offset voltage drift, high



















0°C 500 µV TLC27L7CD TLC27L7CP
to
 
2 mV TLC27L2BCD TLC27L2BCP
 
70°C 5 mV TLC27L2ACD
— — TLC27L2ACP
10 mV TLC27L2CD TLC27L2CP
40°C 500 µV TLC27L7ID TLC27L7IP–
to
 
2 mV TLC27L2BID TLC27L2BIP
 
85°C 5 mV TLC27L2AID
— — TLC27L2AIP
10 mV TLC27L2ID TLC27L2IP
– 55°C
to
500 µV TLC27L7MD TLC27L7MFK TLC27L7MJG TLC27L7MP
125°C 10 mV TLC27L2MD TLC27L2MFK TLC27L2MJG TLC27L2MP
The D package is available taped and reeled. Add R suffix to the device type
(e.g., TLC27L7CDR).
Copyright  2001, Texas Instruments IncorporatedPRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.









































D, JG, OR P PACKAGE
(TOP VIEW)
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335 Units Tested From 2 Wafer Lots
VDD = 5 V
TA = 25°C
P Package
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description (continued)
These devices use Texas Instruments silicon-gate LinCMOS technology, which provides offset voltage
stability far exceeding the stability available with conventional metal-gate processes.
The extremely high input impedance, low bias currents, and low power consumption make these cost-effective
devices ideal for high gain, low frequency, low power applications. Four offset voltage grades are available
(C-suffix and I-suffix types), ranging from the low-cost TLC27L2 (10 mV) to the high-precision TLC27L7
(500 µV). These advantages, in combination with good common-mode rejection and supply voltage rejection,
make these devices a good choice for new state-of-the-art designs as well as for upgrading existing designs.
In general, many features associated with bipolar technology are available in LinCMOS operational amplifiers,
without the power penalties of bipolar technology. General applications such as transducer interfacing, analog
calculations, amplifier blocks, active filters, and signal buffering are easily designed with the TLC27L2 and
TLC27L7. The devices also exhibit low voltage single-supply operation and ultra-low power consumption,
making them ideally suited for remote and inaccessible battery-powered applications. The common-mode input
voltage range includes the negative rail.
A wide range of packaging options is available, including small-outline and chip-carrier versions for high-density
system applications.
The device inputs and outputs are designed to withstand –100-mA surge currents without sustaining latch-up.
The TLC27L2 and TLC27L7 incorporate internal ESD-protection circuits that prevent functional failures at
voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, care should be exercised in
handling these devices as exposure to ESD may result in the degradation of the device parametric performance.
The C-Suffix devices are characterized for operation from 0°C to 70°C. The I-suffix devices are characterized
for operation from –40°C to 85°C. The M-suffix devices are characterized for operation over the full military
temperature range of –55°C to 125°C.
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absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Supply voltage, VDD (see Note 1) 18 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Differential input voltage (see Note 2) ±VDD. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Input voltage range, VI (any input) –0.3 V to VDD. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Input current, II  ±5 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Output current, IO (each output) ±30 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Total current into VDD 45 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Total current out of GND 45 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Duration of short-circuit current at (or below) 25°C (see Note 3) Unlimited. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Continuous total dissipation See Dissipation Rating Table. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Operating free-air temperature, TA:  C suffix 0°C to 70°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
 I suffix –40°C to 85°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
 M suffix –55°C to 125°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Storage temperature range  –65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Case temperature for 60 seconds: FK package 260°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or P package 260°C. . . . . . . . . . . . . . . . . 
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package 300°C. . . . . . . . . . . . . . . . . . . . 
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
2. Differential voltages are at IN+ with respect to IN–.
3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum
dissipation rating is not exceeded (see application section).
DISSIPATION RATING TABLE
PACKAGE TA ≤ 25°C DERATING FACTOR TA = 70°C TA = 85°C TA = 125°CPOWER RATING ABOVE TA = 25°C POWER RATING POWER RATING POWER RATING
D 725 mW 5.8 mW/°C 464 mW 377 mW —
FK 1375 mW 11.0 mW/°C 880 mW 715 mW 275 mW
JG 1050 mW 8.4 mW/°C 672 mW 546 mW 210 mW
P 1000 mW 8.0 mW/°C 640 mW 520 mW —
recommended operating conditions
C SUFFIX I SUFFIX M SUFFIX
UNIT
MIN MAX MIN MAX MIN MAX
Supply voltage, VDD 3 16 4 16 4 16 V
Common mode input voltage VIC
VDD = 5 V –0.2 3.5 –0.2 3.5 0 3.5 V-   , 
VDD = 10 V –0.2 8.5 –0.2 8.5 0 8.5
Operating free-air temperature, TA 0 70 –40 85 –55 125 °C
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electrical characteristics at specified free-air temperature, VDD = 5 V (unless otherwise noted)







TLC27L2C VO = 1.4 V, VIC = 0,
25°C 1.1 10
RS = 50 Ω, RL = 1 MΩ Full range 12
mV
TLC27L2AC VO = 1.4 V, VIC = 0,
25°C 0.9 5
VIO Input offset voltage
RS = 50 Ω, RL = 1 MΩ Full range 6.5
  
TLC27L2BC VO = 1.4 V, VIC = 0,
25°C 204 2000
RS = 50 Ω, RL = 1 MΩ Full range 3000
µV
TLC27L7C VO = 1.4 V, VIC = 0,
25°C 170 500
RS = 50 Ω, RL = 1 MΩ Full range 1500
αVIO
Average temperature coefficient of input 25°C to 1 1 µV/°C
offset voltage 70°C .
IIO Input offset current (see Note 4) VO = 2 5 V VIC = 2 5 V
25°C 0.1 60
pA       .  ,   .  
70°C 7 300
IIB Input bias current (see Note 4) VO = 2 5 V VIC = 2 5 V
25°C 0.6 60
pA       .  ,   .  
70°C 50 600
–0.2 –0.3
25°C to to V
VICR
Common-mode input voltage range 4 4.2
(see Note 5)
–0.2
Full range to V
3.5
25°C 3.2 4.1
VOH High-level output voltage VID = 100 mV, RL = 1 MΩ 0°C 3 4.1 V
70°C 3 4.2
25°C 0 50
VOL Low-level output voltage VID = –100 mV, IOL = 0 0°C 0 50 mV
70°C 0 50
L i l diff ti l lt
25°C 50 700
AVD
arge-s gna  eren a  vo age
amplification VO = 0.25 V to 2 V, RL = 1 MΩ 0°C 50 700 V/mV
70°C 50 380
25°C 65 94
CMRR Common-mode rejection ratio VIC = VICRmin 0°C 60 95 dB
70°C 60 95
S l lt j ti ti
25°C 70 97
kSVR
upp y-vo age re ec on ra o
(∆VDD/∆VIO) VDD = 5 V to 10 V, VO = 1.4 V 0°C 60 97 dB
70°C 60 98
V 2 5 V V 2 5 V
25°C 20 34
IDD Supply current (two amplifiers) O
 = .  ,
No load
IC = .  , 0°C 24 42 µA
 
70°C 16 28
† Full range is 0°C to 70°C.
NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.
5. This range also applies to each input individually.
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electrical characteristics at specified free-air temperature, VDD = 10 V (unless otherwise noted)







TLC27L2C VO = 1.4 V, VIC = 0,
25°C 1.1 10
RS = 50 Ω, RL = 1 MΩ Full range 12
mV
TLC27L2AC VO = 1.4 V, VIC = 0,
25°C 0.9 5
VIO Input offset voltage
RS = 50 Ω, RL = 1 MΩ Full range 6.5
  
TLC27L2BC VO = 1.4 V, VIC = 0,
25°C 235 2000
RS = 50 Ω, RL = 1 MΩ Full range 3000 µV
TLC27L7C VO = 1.4 V, VIC = 0,
25°C 190 800
RS = 50 Ω, RL = 1 MΩ Full range 1900
αVIO




IIO Input offset current (see Note 4) VO = 5 V VIC = 5 V
25°C 0.1 60
pA        ,    
70°C 8 300
IIB Input bias current (see Note 4) VO = 5 V VIC = 5 V
25°C 0.7 60
pA        ,    
70°C 50 600
–0.2 –0.3
25°C to to V
VICR
Common-mode input voltage range 9 9.2
(see Note 5)
–0.2
Full range to V
8.5
25°C 8 8.9
VOH High-level output voltage VID = 100 mV, RL = 1 MΩ 0°C 7.8 8.9 V
70°C 7.8 8.9
25°C 0 50
VOL Low-level output voltage VID = –100 mV, IOL = 0 0°C 0 50 mV
70°C 0 50
L i l diff ti l lt
25°C 50 860
AVD
arge-s gna  eren a  vo age
amplification VO = 1 V to 6 V, RL = 1 MΩ 0°C 50 1025 V/mV
70°C 50 660
25°C 65 97
CMRR Common-mode rejection ratio VIC = VICRmin 0°C 60 97 dB
70°C 60 97
S l lt j ti ti
25°C 70 97
kSVR
upp y-vo age re ec on ra o
(∆VDD/∆VIO) VDD = 5 V to 10 V, VO = 1.4 V 0°C 60 97 dB
70°C 60 98
V 5 V V 5 V
25°C 29 46
IDD Supply current (two amplifiers) O
 =  ,
No load
IC =  , 0°C 36 66 µA
 
70°C 22 40
† Full range is 0°C to 70°C.
NOTES: 4 The typical values of input bias current and input offset current below 5 pA were determined mathematically.
5 This range also applies to each input individually.
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electrical characteristics at specified free-air temperature, VDD = 5 V (unless otherwise noted)







TLC27L2I VO = 1.4 V, VIC = 0,
25°C 1.1 10
RS = 50 Ω, RL = 1 MΩ Full range 13
mV
TLC27L2AI VO = 1.4 V, VIC = 0,
25°C 0.9 5
VIO Input offset voltage
RS = 50 Ω, RL = 1 MΩ Full range 7
  
TLC27L2BI VO = 1.4 V, VIC = 0,
25°C 240 2000
RS = 50 Ω, RL = 1 MΩ Full range 3500
µV
TLC27L7I VO = 1.4 V, VIC = 0,
25°C 170 500
RS = 50 Ω, RL = 1 MΩ Full range 2000
αVIO
Average temperature coefficient of 25°C to 1 1 µV/°Cinput offset voltage 85°C .
IIO Input offset current (see Note 4) VO = 2 5 V VIC = 2 5 V
25°C 0.1 60
pA       .  ,   .  
85°C 24 1000
IIB Input bias current (see Note 4) VO = 2 5 V VIC = 2 5 V
25°C 0.6 60
pA       .  ,   .  
85°C 200 2000
–0.2 –0.3
25°C to to V
VICR
Common-mode input voltage range 4 4.2
(see Note 5)
–0.2
Full range to V
3.5
25°C 3.2 4.1
VOH High-level output voltage VID = 100 mV, RL = 1 MΩ –40°C 3 4.1 V
85°C 3 4.2
25°C 0 50
VOL Low-level output voltage VID = –100 mV, IOL = 0 –40°C 0 50 mV
85°C 0 50
L i l diff ti l
25°C 50 480
AVD
arge-s gna  eren a
voltage amplification VO = 0.25 V to 2 V, RL = 1 MΩ –40°C 50 900 V/mV 
85°C 50 330
25°C 65 94
CMRR Common-mode rejection ratio VIC = VICRmin –40°C 60 95 dB
85°C 60 95
S l lt j ti ti
25°C 70 97
kSVR
upp y-vo age re ec on ra o
(∆VDD/∆VIO) VDD = 5 V to 10 V, VO = 1.4 V –40°C 60 97 dB
85°C 60 98
V 2 5 V V 2 5 V
25°C 20 34
IDD Supply current (two amplifiers) O
 = .  ,
No load
IC = .  , 
–40°C 31 54 µA
 
85°C 15 26
† Full range is –40°C to 85°C.
NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.
5. This range also applies to each input individually.
TLC27L2, TLC27L2A, TLC27L2B, TLC27L7
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electrical characteristics at specified free-air temperature, VDD = 10 V (unless otherwise noted)







TLC27L2I VO = 1.4 V, VIC = 0,
25°C 1.1 10
RS = 50 Ω, RL = 1 MΩ Full range 13
mV
TLC27L2AI VO = 1.4 V, VIC = 0,
25°C 0.9 5
VIO Input offset voltage
RS = 50 Ω, RL = 1 MΩ Full range 7
  
TLC27L2BI VO = 1.4 V, VIC = 0,
25°C 235 2000
RS = 50 Ω, RL = 1 MΩ Full range 3500
µV
TLC27L7I VO = 1.4 V, VIC = 0,
25°C 190 800
RS = 50 Ω, RL = 1 MΩ Full range 2900
αVIO
Average temperature coefficient of input 25°C to 1 µV/°C
offset voltage 85°C
IIO Input offset current (see Note 4) VO = 5 V VIC = 5 V
25°C 0.1 60
pA        ,    
85°C 26 1000
IIB Input bias current (see Note 4) VO = 5 V VIC = 5 V
25°C 0.7 60
pA        ,    
85°C 220 2000
–0.2 –0.3
25°C to to V
VICR
Common-mode input voltage range 9 9.2
(see Note 5)
–0.2
Full range to V
8.5
25°C 8 8.9
VOH High-level output voltage VID = 100 mV, RL = 1 MΩ –40°C 7.8 8.9 V
85°C 7.8 8.9
25°C 0 50
VOL Low-level output voltage VID = –100 mV, IOL = 0 –40°C 0 50 mV
85°C 0 50
L i l diff ti l lt
25°C 50 860
AVD
arge-s gna  eren a  vo age
amplification VO = 1 V to 6 V, RL = 1 MΩ –40°C 50 1550 V/mV
85°C 50 585
25°C 65 97
CMRR Common-mode rejection ratio VIC = VICRmin –40°C 60 97 dB
85°C 60 98
S l lt j ti ti
25°C 70 97
kSVR
upp y-vo age re ec on ra o
(∆VDD/∆VIO) VDD = 5 V to 10 V, VO = 1.4 V –40°C 60 97 dB
85°C 60 98
V 5 V V 5 V
25°C 29 46
IDD Supply current (two amplifiers) O
 =  ,
No load
IC =  , 
–40°C 49 86 µA
 
85°C 20 36
† Full range is –40°C to 85°C.
NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.
5. This range also applies to each input individually.
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electrical characteristics at specified free-air temperature, VDD = 5 V (unless otherwise noted)




TLC27L2M VO = 1.4 V, VIC = 0,
25°C 1.1 10
mV
VIO Input offset voltage
RS = 50 Ω, RL = 1 MΩ Full range 12
  
TLC27L7M VO = 1.4 V, VIC = 0,
25°C 170 500
µVRS = 50 Ω, RL = 1 MΩ Full range 3750
αVIO
Average temperature coefficient of 25°C to
1 4 µV/°Cinput offset voltage 125°C .
IIO Input offset current (see Note 4) VO = 2 5 V VIC = 2 5 V
25°C 0.1 60 pA
       .  ,   .  
125°C 1.4 15 nA
IIB Input bias current (see Note 4) VO = 2 5 V VIC = 2 5 V
25°C 0.6 60 pA
       .  ,   .  
125°C 9 35 nA
0 –0.3
25°C to to V
VICR
Common-mode input voltage range 4 4.2
(see Note 5) 0
Full range to V
3.5
25°C 3.2 4.1
VOH High-level output voltage VID = 100 mV, RL = 1 MΩ –55°C 3 4.1 V
125°C 3 4.2
25°C 0 50
VOL Low-level output voltage VID = –100 mV, IOL = 0 –55°C 0 50 mV
125°C 0 50
Large signal differential voltage
25°C 50 500
AVD
-   
amplification VO = 0.25 V to 2 V, RL = 1 MΩ –55°C 25 1000 V/mV
125°C 25 200
25°C 65 94
CMRR Common-mode rejection ratio VIC = VICRmin –55°C 60 95 dB
125°C 60 85
Supply voltage rejection ratio
25°C 70 97
kSVR
-   
(∆VDD/∆VIO) VDD = 5 V to 10 V, VO = 1.4 V –55°C 60 97 dB125°C 60 98
VO = 2 5 V VIC = 2 5 V
25°C 20 34
IDD Supply current (two amplifiers)
  .  ,
No load
  .  , 
–55°C 35 60 µA
 
125°C 14 24
† Full range is –55°C to 125°C.
NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.
5. This range also applies to each input individually.
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electrical characteristics at specified free-air temperature, VDD = 10 V (unless otherwise noted)




TLC27L2M VO = 1.4 V, VIC = 0,
25°C 1.1 10
mV
VIO Input offset voltage
RS = 50 Ω, RL = 1 MΩ Full range 12
  
TLC27L7M VO = 1.4 V, VIC = 0,
25°C 190 800
µVRS = 50 Ω, RL = 1 MΩ Full range 4300
αVIO
Average temperature coefficient of 25°C to
1 4 µV/°Cinput offset voltage 125°C .
IIO Input offset current (see Note 4) VO = 5 V VIC = 5 V
25°C 0.1 60 pA
        ,    
125°C 1.8 15 nA
IIB Input bias current (see Note 4) VO = 5 V VIC = 5 V
25°C 0.7 60 pA
        ,    
125°C 10 35 nA
0 –0.3
25°C to to V
VICR
Common-mode input voltage range 9 9.2
(see Note 5) 0
Full range to V
8.5
25°C 8 8.9
VOH High-level output voltage VID = 100 mV, RL = 1 MΩ –55°C 7.8 8.8 V
125°C 7.8 9
25°C 0 50
VOL Low-level output voltage VID = –100 mV, IOL = 0 –55°C 0 50 mV
125°C 0 50
Large signal differential voltage
25°C 50 860
AVD
-   
amplification VO = 1 V to 6 V, RL = 1 MΩ –55°C 25 1750 V/mV
125°C 25 380
25°C 65 97
CMRR Common-mode rejection ratio VIC = VICRmin –55°C 60 97 dB
125°C 60 91
Supply voltage rejection ratio
25°C 70 97
kSVR
-   
(∆VDD/∆VIO)
VDD = 5 V to 10 V, VO = 1.4 V –55°C 60 97 dB
125°C 60 98
VO = 5 V VIC = 5 V
25°C 29 46
IDD Supply current (two amplifiers)
   ,
No load
   , 
–55°C 56 96 µA
 
125°C 18 30
† Full range is –55 °C to 125°C.
NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.
5. This range also applies to each input individually.
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operating characteristics, VDD = 5 V








VI(PP) = 1 V 0°C 0.04
SR Slew rate at unity gain
RL = 1 MΩ,
CL 20 pF
70°C 0.03
V/µs    
 =  ,
See Figure 1 25°C 0.03
VI(PP) = 2.5 V 0°C 0.03
70°C 0.02
V Equivalent input noise voltage f = 1 kHz, RS = 20 Ω, 25°C 68 nV/√Hn    See Figure 2 z
V V C 20 F
25°C 5
BOM Maximum output-swing bandwidth O
 = OH,
RL = 1 MΩ
L =  p ,
See Figure 1 0°C 6 kHz   ,   
70°C 4.5
V 10 V C 20 F
25°C 85
B1 Unity-gain bandwidth I
 =  m ,
See Figure 3
L =  p , 0°C 100 kHz
  
70°C 65
V 10 mV f B
25°C 34°
φm Phase margin I
 =  ,
CL = 20 pF,
 = 1,
See Figure 3 0°C 36°     
70°C 30°
operating characteristics, VDD = 10 V








VI(PP) = 1 V 0°C 0.05
SR Slew rate at unity gain
RL = 1 MΩ,
CL 20 pF
70°C 0.04
V/µs    
 =  ,
See Figure 1 25°C 0.04
VI(PP) = 5.5 V 0°C 0.05
70°C 0.04
V Equivalent input noise voltage f = 1 kHz, RS = 20 Ω, 25°C 68 nV/√Hn    See Figure 2 z
V V C 20 F
25°C 1
BOM Maximum output-swing bandwidth O
 = OH,
RL = 1 MΩ
L =  p ,
See Figure 1 0°C 1.3 kHz   ,   
70°C 0.9
V 10 V C 20 F
25°C 110
B1 Unity-gain bandwidth I
 =  m ,
See Figure 3
L =  p , 0°C 125 kHz
  
70°C 90
V 10 mV f B
25°C 38°
φm Phase margin I
 =  ,
CL = 20 pF,
 = 1,
See Figure 3 0°C 40°     
70°C 34°
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operating characteristics, VDD = 5 V








VI(PP) = 1 V –40°C 0.04
SR Slew rate at unity gain
RL = 1 MΩ,
CL 20 pF
85°C 0.03
V/µs    
 =  ,
See Figure 1 25°C 0.03
VI(PP) = 2.5 V –40°C 0.04
85°C 0.02
V Equivalent input noise voltage f = 1 kHz, RS = 20 Ω, 25°C 68 nV/√Hn    See Figure 2 z
V V C 20 F
25°C 5
BOM Maximum output-swing bandwidth O
 = OH,
RL = 1 MΩ
L =  p ,
See Figure 1 –40°C 7 kHz   ,   
85°C 4
V 10 V C 20 F
25°C 85
B1 Unity-gain bandwidth I
 =  m ,
See Figure 3




V 10 mV f B
25°C 34°
φm Phase margin I
 =  ,
CL = 20 pF,
 = 1,
See Figure 3 –40°C 38°     
85°C 29°
operating characteristics, VDD = 10 V








VI(PP) = 1 V –40°C 0.06
SR Slew rate at unity gain
RL = 1 MΩ,
CL 20 pF
85°C 0.03
V/µs    
 =  ,
See Figure 1 25°C 0.04
VI(PP) = 5.5 V –40°C 0.05
85°C 0.03
V Equivalent input noise voltage f = 1 kHz, RS = 20 Ω, 25°C 68 nV/√Hn    See Figure 2 z
V V C 20 F
25°C 1
BOM Maximum output-swing bandwidth O
 = OH,
RL = 1 MΩ
L =  p ,
See Figure 1 –40°C 1.4 kHz   ,   
85°C 0.8
V 10 V C 20 F
25°C 110
B1 Unity-gain bandwidth I
 =  m ,
See Figure 3




V 10 mV f B
25°C 38°
φm Phase margin I
 =  ,
CL = 20 pF,
 = 1,
See Figure 3 –40°C 42°     
85°C 32°
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operating characteristics, VDD = 5 V





VI(PP) = 1 V –55°C 0.04
SR Slew rate at unity gain
RL = 1 MΩ,
CL = 20 pF
125°C 0.02
V/µs       ,
See Figure 1 25°C 0.03
VI(PP) = 2.5 V –55°C 0.04
125°C 0.02
V Equivalent input noise voltage f = 1 kHz, RS = 20 Ω, 25°C 68 nV/√Hn    See Figure 2 z
V V C 20 F
25°C 5
BOM Maximum output-swing bandwidth O
 = OH,
RL = 1 MΩ
L =  p ,
See Figure 1 –55°C 8 kHz   ,   
125°C 3
V 10 V C 20 F
25°C 85
B1 Unity-gain bandwidth I
 =  m ,
See Figure 3




V 10 mV f B
25°C 34°
φm Phase margin I
 =  ,
CL = 20 pF
 = 1,
See Figure 3 –55°C 39°   ,   
125°C 25°
operating characteristics, VDD = 10 V





VI(PP) = 1 V –55°C 0.06
SR Slew rate at unity gain
RL = 1 MΩ,
CL = 20 pF
125°C 0.03
V/µs       ,
See Figure 1 25°C 0.04
VI(PP) = 5.5 V –55°C 0.06
125°C 0.03
V Equivalent input noise voltage f = 1 kHz, RS = 20 Ω, 25°C 68 nV/√Hzn    See Figure 2
V V C 20 F
25°C 1
BOM Maximum output-swing bandwidth O
 = OH,
RL = 1 MΩ
L =  p ,
See Figure 1 –55°C 1.5 kHz   ,   
125°C 0.7
V 10 V C 20 F
25°C 110
B1 Unity-gain bandwidth I
 =  m ,
See Figure 3




V 10 mV f B
25°C 38°
φm Phase margin I
 =  ,
CL = 20 pF
 = 1,
See Figure 3 –55°C 43°   ,   
125°C 29°
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PARAMETER MEASUREMENT INFORMATION
single-supply versus split-supply test circuits
Because the TLC27L2 and TLC27L7 are optimized for single-supply operation, circuit configurations used for
the various tests often present some inconvenience since the input signal, in many cases, must be offset from
ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to
the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either













(a) SINGLE SUPPLY (b) SPLIT SUPPLY
















(b) SPLIT SUPPLY(a) SINGLE SUPPLY


















(a) SINGLE SUPPLY (b) SPLIT SUPPLY
Figure 3. Gain-of-100 Inverting Amplifier
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PARAMETER MEASUREMENT INFORMATION
input bias current
Because of the high input impedance of the TLC27L2 and TLC27L7 operational amplifiers, attempts to measure
the input bias current can result in erroneous readings. The bias current at normal room ambient temperature
is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are
offered to avoid erroneous measurements:
1.  Isolate the device from other potential leakage sources.Use a grounded shield around and between the
device inputs (see Figure 4). Leakages that would otherwise flow to the inputs are shunted away.
2. Compensate for the leakage of the test socket by actually performing an input bias current test (using
a picoammeter) with no device in the test socket. The actual input bias current can then be calculated
by subtracting the open-socket leakage readings from the readings obtained with a device in the test
socket.
One word of caution: many automatic testers as well as some bench-top operational amplifier testers use the
servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage
drop across the series resistor is measured and the bias current is calculated). This method requires that a
device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not




Figure 4.  Isolation Metal Around Device Inputs
(JG and P packages)
low-level output voltage
To obtain low-supply-voltage operation, some compromise was necessary in the input stage. This compromise
results in the device low-level output being dependent on both the common-mode input voltage level as well
as the differential input voltage level. When attempting to correlate low-level output readings with those quoted
in the electrical specifications, these two conditions should be observed. If conditions other than these are to
be used, please refer to Figures 14 through 19 in the Typical Characteristics of this data sheet.
input offset voltage temperature coefficient
Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This
parameter is actually a calculation using input offset voltage measurements obtained at two different
temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device
and the test socket. This moisture results in leakage and contact resistance, which can cause erroneous input
offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the
moisture also covers the isolation metal itself, thereby rendering it useless. It is suggested that these
measurements be performed at temperatures above freezing to minimize error.
TLC27L2, TLC27L2A, TLC27L2B, TLC27L7
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PARAMETER MEASUREMENT INFORMATION
full-power response
Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage
swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is
generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal
input signal until the maximum frequency is found above which the output contains significant distortion. The
full-peak response is defined as the maximum output frequency, without regard to distortion, above which full
peak-to-peak output swing cannot be maintained.
Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified
in this data sheet and is measured using the circuit of Figure 1. The initial setup involves the use of a sinusoidal
input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is
increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same
amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained
(Figure 5). A square wave is used to allow a more accurate determination of the point at which the maximum
peak-to-peak output is reached.
(d) f > BOM(c) f = BOM(b) BOM > f > 100 kHz(a) f = 100 kHz
Figure 5. Full-Power-Response Output Signal
test time
Inadequate test time is a frequent problem, especially when testing CMOS high-volume, short-test-time
environment. Internal capacitances are inherently higher in CMOS devices and require longer test times than
their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and
lower temperatures.
TLC27L2, TLC27L2A, TLC27L2B, TLC27L7
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VIO Input offset voltage Distribution 6, 7
αVIO Temperature coefficient of input offset voltage Distribution 8, 9
vs High-level output current 10, 11
VOH High-level output voltage vs Supply voltage 12
vs Free-air temperature 13
vs Differential input voltage 14 16
VOL Low level output voltage
   
vs Free air temperature
,
15 17-    -  
L l l t t t
,
18 19vs ow- eve  ou pu  curren , 
vs Supply voltage 20
AVD Large-signal differential voltage amplification vs Free-air temperature 21
vs Frequency 32, 33
IIB Input bias current vs Free-air temperature 22
IIO Input offset current vs Free-air temperature 22
VIC Common-mode input voltage vs Supply voltage 23
IDD Supply current
vs Supply voltage 24
 
vs Free-air temperature 25
SR Slew rate vs Supply voltage 26 
vs Free-air temperature 27
Normalized slew rate vs Free-air temperature 28
VO(PP) Maximum peak-to-peak output voltage vs Frequency 29
B1 Unity gain bandwidth
vs Free-air temperature 30
-  
vs Supply voltage 31
vs Supply voltage 34
φm Phase margin vs Free-air temperature 35
vs Capacitive Load 36
Vn Equivalent input noise voltage vs Frequency 37
Phase shift vs Frequency 32, 33
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VDD = 5 V
















VIO – Input Offset Voltage – mV
5
70









905 Amplifiers Tested From 6 Wafer Lots


















αVIO – Temperature Coefficient – µV/°C
10
70







DISTRIBUTION OF TLC27LC AND TLC27L7
INPUT OFFSET VOLTAGE
TEMPERATURE COEFFICIENT
356 Amplifiers Tested From 8 Wafer Lots
VDD = 5 V





































TA = 25°C to 125°C
VDD = 10 V
356 Amplifiers Tested From 8 Wafer Lots
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TYPICAL CHARACTERISTICS†
Figure 10
VDD = 3 V
VDD = 4 V
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VID = 100 mV
Figure 11
TA = 25°C
VID = 100 mV
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TA = 25°C Î
RL = 10 kΩ
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VDD = 10 V
VDD = 5 V
–75
–2.4
TA – Free-Air Temperature – °C
125
VDD –1.6





































VID = 100 mA
IOH = –5 mA
† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
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TYPICAL CHARACTERISTICS†
Figure 14
VID = –1 V
VID = –100 mV
VDD = 5 V








































VID = –100 mV
VID = – 2.5 V
VID = –1 V
TA = 25°C
IOL = 5 mA





































1 3 5 7 9
Figure 16
TA = 25°C
VIC =  |VID/2|











































VDD = 10 V
ÎÎÎÎ
ÎÎÎÎ
VDD = 5 V
Figure 17














































IOL = 5 mA
VID = –1 V
VIC = 0.5 V
ÎÎÎÎÎ
ÎÎÎÎÎ
VDD = 10 V
† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
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VDD = 4 V
VDD = 3 V
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TA = 25°C
ÎÎÎÎÎVIC = 0.5 V














































VDD = 16 V
VDD = 10 V
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VID = –1 V
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TA – Free-Air Temperature – °C
–75
RL = 1 MΩ
VDD = 5 V














































† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
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TA – Free-Air Temperature – °C









VDD = 10 V






NOTE A: The typical values of input bias current and input offset
current below 5 pA were determined mathematically.
Figure 23
COMMON-MODE

































































































TA – Free-Air Temperature – °C
–75
VDD = 5 V



























† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
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CL = 20 pF
RL =1 MΩ
VI(PP) = 1 V




VI(PP) = 5.5 V
VDD = 10 V
–75















CL = 20 pF
AV  = 1
See Figure 1
VI(PP) = 1 V
VDD = 10 V
VI(PP) = 1 V
VDD = 5 V
VI(PP) = 2.5 V












































CL = 20 pF
RL =1 MΩ




VDD = 10 V
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† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
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TYPICAL CHARACTERISTICS†
Figure 30
VDD = 5 V
VI = 10 mV





















































CL = 20 pF

























f – Frequency – Hz
























VDD = 10 V
RL = 1 MΩ
TA = 25°C
LARGE-SIGNAL DIFFERENTIAL VOLTAGE



































† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
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VI = 10 mV
TA = 25°C









VI = 10 mV
CL = 20 pF
VDD = 5 mV
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† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
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TYPICAL CHARACTERISTICS
Figure 36
VDD = 5 mV
TA = 25°C
See Figure 3
VI = 10 mV
0
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Figure 37
See Figure 2
RS = 20 Ω
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APPLICATION INFORMATION
single-supply operation
While the TLC27L2 and TLC27L7 perform well using dual power supplies (also called balanced or split
supplies), the design is optimized for single-supply operation. This design includes an input common-mode
voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The
supply voltage range extends down to 3 V (C-suffix types), thus allowing operation with supply levels commonly
available for TTL and HCMOS; however, for maximum dynamic range, 16-V single-supply operation is
recommended.
Many single-supply applications require that a voltage be applied to one input to establish a reference level that
is above ground. A resistive voltage divider is usually sufficient to establish this reference level (see Figure 38).
The low input bias current of the TLC27L2 and TLC27L7 permits the use of very large resistive values to
implement the voltage divider, thus minimizing power consumption.
The TLC27L2 and TLC27L7 work well in conjunction with digital logic; however, when powering both linear
devices and digital logic from the same power supply, the following precautions are recommended:
1. Power the linear devices from separate bypassed supply lines (see Figure 39); otherwise, the linear
device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital
logic.
2. Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive















VO  VREF –VIR4R2   VREF
Figure 38. Inverting Amplifier With Voltage Reference
(b) SEPARATE BYPASSED SUPPLY RAILS (preferred)












Figure 39. Common Versus Separate Supply Rails
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APPLICATION INFORMATION
input characteristics
The TLC27L2 and TLC27L7 are specified with a minimum and a maximum input voltage that, if exceeded at
either input, could cause the device to malfunction. Exceeding this specified range is a common problem,
especially in single-supply operation. Note that the lower range limit includes the negative rail, while the upper
range limit is specified at VDD –1 V at TA = 25°C and at VDD –1.5 V at all other temperatures.
The use of the polysilicon-gate process and the careful input circuit design gives the TLC27L2 and TLC27L7
very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage
drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus
dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate)
alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude.
The offset voltage drift with time has been calculated to be typically 0.1 µV/month, including the first month of
operation.
Because of the extremely high input impedance and resulting low bias current requirements, the TLC27L2 and
TLC27L7 are well suited for low-level signal processing; however, leakage currents on printed circuit boards
and sockets can easily exceed bias current requirements and cause a degradation in device performance. It
is good practice to include guard rings around inputs (similar to those of Figure 4 in the Parameter Measurement
Information section). These guards should be driven from a low-impedance source at the same voltage level
as the common-mode input (see Figure 40).
Unused amplifiers should be connected as grounded unity-gain followers to avoid possible oscillation.
noise performance
The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage
differential amplifier. The low input bias current requirements of the TLC27L2 and TLC27L7 result in a very low
noise current, which is insignificant in most applications. This feature makes the devices especially favorable











(c) UNITY-GAIN AMPLIFIER(a) NONINVERTING AMPLIFIER
VI
VO VO VO
Figure 40. Guard-Ring Schemes
output characteristics
The output stage of the TLC27L2 and TLC27L7 is designed to sink and source relatively high amounts of current
(see typical characteristics). If the output is subjected to a short-circuit condition, this high current capability can
cause device damage under certain conditions. Output current capability increases with supply voltage.
All operating characteristics of the TLC27L2 and TLC27L7 were measured using a 20-pF load. The devices
drive higher capacitive loads; however, as output load capacitance increases, the resulting response pole
occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figure 41). In many
cases, adding a small amount of resistance in series with the load capacitance alleviates the problem.
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APPLICATION INFORMATION
output characteristics (continued)









f = 1 kHz
VI(PP) = 1 V
(d) TEST CIRCUIT(c) CL = 310 pF, RL = NO LOAD
Figure 41. Effect of Capacitive Loads and Test Circuit
Although the TLC27L2 and TLC27L7 possess excellent high-level output voltage and current capability,
methods for boosting this capability are available, if needed. The simplest method involves the use of a pullup
resistor (RP) connected from the output to the positive supply rail (see Figure 42). There are two disadvantages
to the use of this circuit. First, the NMOS pulldown transistor N4 (see equivalent schematic) must sink a
comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on-resistance
between approximately 60 Ω and 180 Ω, depending on how hard the operational amplifier input is driven. With
very low values of RP, a voltage offset from 0 V at the output occurs. Second, pullup resistor RP acts as a
drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not
supplying the output current.
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APPLICATION INFORMATION
output characteristics (continued)


















IP = Pullup current required 
by the operational  amplifier 
(typically 500 µA)







Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for
oscillation, some caution is appropriate. Most oscillation problems result from driving capacitive loads
(discussed previously) and ignoring stray input capacitance. A small-value capacitor connected in parallel with
the feedback resistor is an effective remedy (see Figure 43). The value of this capacitor is optimized empirically.
electrostatic discharge protection
The TLC27L2 and TLC27L7 incorporate an internal electrostatic discharge (ESD) protection circuit that
prevents functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care
should be exercised, however, when handling these devices, as exposure to ESD may result in the degradation
of the device parametric performance. The protection circuit also causes the input bias currents to be
temperature dependent and have the characteristics of a reverse-biased diode.
latch-up
Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLC27L2 and
TLC27L7 inputs and outputs were designed to withstand –100-mA surge currents without sustaining latch-up;
however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection
diodes should not, by design, be forward biased. Applied input and output voltage should not exceed the supply
voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators.
Supply transients should be shunted by the use of decoupling capacitors (0.1 µF typical) located across the
supply rails as close to the device as possible.
The current path established if latch-up occurs is usually between the positive supply rail and ground and can
be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply
voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the
forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of
latch-up occurring increases with increasing temperature and supply voltages.
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NOTE: VDD = 5 V to 16 V
Figure 45. Set/Reset Flip-Flop
TLC27L2, TLC27L2A, TLC27L2B, TLC27L7
LinCMOS PRECISION DUAL OPERATIONAL AMPLIFIERS
SLOS052C – OCTOBER 1987 – REVISED MARCH 2001





























NOTE: VDD = 5 V to 12 V











NOTE: VDD = 5 V to 16 V
Figure 47. Full-Wave Rectifier
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NOTE: Normalized to fc = 1 kHz and RL = 10 kΩ






















Figure 49. Difference Amplifier
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LMV931 SINGLE, LMV932 DUAL, LMV934 QUAD
1.8-V OPERATIONAL AMPLIFIERS
WITH RAIL-TO-RAIL INPUT AND OUTPUT
SLOS441G–AUGUST 2004–REVISED FEBRUARY 2006
• 1.8-V, 2.7-V, and 5-V Specifications
• Rail-to-Rail Output Swing
– 600-Ω Load . . . 80 mV From Rail
– 2-kΩ Load . . . 30 mV From Rail
• VICR . . . 200 mV Beyond Rails
• Gain Bandwidth . . . 1.4 MHz
• Supply Current . . . 100 µA/Amplifier
• Max VIO . . . 4 mV
• Space-Saving Packages
– LMV931: SOT-23 and SC-70
– LMV932: MSOP and SOIC
– LMV934: SOIC and TSSOP
• Industrial (Utility/Energy Metering)
• Automotive
• Communications (Optical Telecom, Data/Voice
Cable Modems)






TA PACKAGE (1) ORDERABLE PART NUMBER TOP-SIDE MARKING (2)
Reel of 3000 LMV931IDBVR RBB_
SOT-23 – DBV
Reel of 250 LMV931IDBVT PREVIEW
Single
Reel of 3000 LMV931IDCKR RB_
SC-70 – DCK
Reel of 250 LMV931IDCKT PREVIEW
Reel of 2500 LMV932IDGKR RD_
MSOP/VSSOP – DGK
Reel of 250 LMV932IDGKT PREVIEW
–40°C to 125°C Dual
Tube of 75 LMV932ID
SOIC – D MV932I
Reel of 2500 LMV932IDR
Tube of 50 LMV934ID
SOIC – D LMV934I
Reel of 2500 LMV934IDR
Quad
Tube of 90 LMV934IPW
TSSOP – PW MV934I
Reel of 2000 LMV934IPWR
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/sc/package.
(2) DBV/DCK/DGK: The actual top-side marking has one additional character that designates the assembly/test site.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date. Copyright © 2004–2006, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not






















LMV931 SINGLE, LMV932 DUAL, LMV934 QUAD
1.8-V OPERATIONAL AMPLIFIERS
WITH RAIL-TO-RAIL INPUT AND OUTPUT
SLOS441G–AUGUST 2004–REVISED FEBRUARY 2006
The LMV93x devices are low-voltage low-power operational amplifiers that are well suited for today's low-voltage
and/or portable applications. Specified for operation of 1.8 V to 5 V, they can be used in portable applications
that are powered from a single-cell Li-ion or two-cell batteries. They have rail-to-rail input and output capability for
maximum signal swings in low-voltage applications. The LMV93x input common-mode voltage extends 200 mV
beyond the rails for increased flexibility. The output can swing rail-to-rail unloaded and typically can reach 80 mV
from the rails, while driving a 600-Ω load (at 1.8-V operation).
During 1.8-V operation, the devices typically consume a quiescent current of 103 µA per channel, and yet they
are able to achieve excellent electrical specifications, such as 101-dB open-loop DC gain and 1.4-MHz gain
bandwidth. Furthermore, the amplifiers offer good output drive characteristics, with the ability to drive a 600-Ω
load and 1000-pF capacitance with minimal ringing.
The LMV93x devices are offered in the latest packaging technology to meet the most demanding
space-constraint applications. The LMV931 is offered in standard SOT-23 and SC-70 packages. The LMV932 is
available in the traditional MSOP and SOIC packages. The LMV934 is available in the traditional SOIC and
TSSOP packages.
The LMV93x devices are characterized for operation from –40°C to 125°C, making the part universally suited for
commercial, industrial, and automotive applications.
SIMPLIFIED SCHEMATIC
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Absolute Maximum Ratings (1)
Recommended Operating Conditions
ESD Protection
LMV931 SINGLE, LMV932 DUAL, LMV934 QUAD
1.8-V OPERATIONAL AMPLIFIERS
WITH RAIL-TO-RAIL INPUT AND OUTPUT
SLOS441G–AUGUST 2004–REVISED FEBRUARY 2006
over free-air temperature range (unless otherwise noted)
MIN MAX UNIT
VCC+ – VCC– Supply voltage (2) 5.5 V
VID Differential input voltage (3) Supply voltage
VI Input voltage range, either input VCC– – 0.2 VCC+ + 0.2 V
Duration of output short circuit (one amplifier) to VCC± (4) (5) Unlimited
D package (8 pin) 97
D package (14 pin) 86
DBV package 206
θJA Package thermal impedance (5) (6) °C/WDCK package 252
DGK package 172
PW package 113
TJ Operating virtual junction temperature 150 °C
Tstg Storage temperature range –65 150 °C
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values (except differential voltages and VCC specified for the measurement of IOS) are with respect to the network GND.(3) Differential voltages are at IN+ with respect to IN–.
(4) Applies to both single-supply and split-supply operation. Continuous short-circuit operation at elevated ambient temperature can result in
exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of 45 mA over long term may adversely
affect reliability.
(5) Maximum power dissipation is a function of TJ(max), θJA, and TA. The maximum allowable power dissipation at any allowable ambient
temperature is PD = (TJ(max) – TA)/θJA. Operating at the absolute maximum TJ of 150°C can affect reliability.(6) The package thermal impedance is calculated in accordance with JESD 51-7.
MIN MAX UNIT
VCC Supply voltage (VCC+ – VCC–) 1.8 5 V
TA Operating free-air temperature –40 125 °C
TYP UNIT
Human-Body Model 2000 V
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VCC+ = 1.8 V, VCC– = 0 V, VIC = VCC+/2, VO = VCC+/2, and RL > 1 MΩ (unless otherwise noted)




VIO Input offset voltage mV25°C 1 5.5
LMV932 (dual), LMV934 (quad)
Full range 7.5
Average temperature
coefficient of input 25°C 5.5 µV/°C
offset voltage
VIC = VCC+ – 0.8 V 25°C 15 35
IIB Input bias current 25°C 65 nA
Full range 75
25°C 13 25
IIO Input offset current nAFull range 40
25°C 103 185Supply currentICC µA(per channel) Full range 205
25°C 60 78
0 ≤ VIC ≤ 0.6 V, 1.4 V ≤ VIC ≤ 1.8 V –40°C to 5585°CCommon-modeCMRR dB
rejection ratio
–40°C to0.2 ≤ VIC ≤ 0.6 V, 1.4 V ≤ VIC ≤ 1.6 V 55125°C
–0.2 ≤ VIC ≤ 0 V, 1.8 V ≤ VIC ≤ 2 V 25°C 50 72
25°C 75 100Supply-voltagekSVR 1.8 V ≤ VCC+ ≤ 5 V, VIC = 0.5 V dBrejection ratio Full range 70
25°C VCC– – 0.2 –0.2 to 2.1 VCC+ + 0.2
–40°C toCommon-mode VCC– VCC+VICR CMRR ≥ 50 dB 85°C Vinput voltage range
–40°C to VCC– + 0.2 VCC+ – 0.2125°C
25°C 77 101RL = 600 Ω
to 0.9 V Full range 73
LMV931
25°C 80 105RL = 2 kΩ
to 0.9 V Full range 75Large-signal VO = 0.2 V to 1.6 V,AV dBvoltage gain VIC = 0.5 V 25°C 75 90RL = 600 Ω
to 0.9 V Full range 72LMV932,
LMV934 25°C 78 100RL = 2 kΩ
to 0.9 V Full range 75
25°C 1.65 1.72
High level
Full range 1.63RL = 600 Ω to 0.9 V,
VID = ±100 mV 25°C 0.077 0.105
Low level
Full range 0.120
VO Output swing V25°C 1.75 1.77
High level
Full range 1.74RL = 2 kΩ to 0.9 V,
VID = ±100 mV 25°C 0.024 0.035
Low level
Full range 0.040
25°C 4 8VO = 0 V, SourcingVID = 100 mV Full range 3.3Output short-circuitIOS mAcurrent 25°C 7 9VO = 1.8 V, SinkingVID = –100 mV Full range 5
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Electrical Characteristics (continued)
VCC+ = 1.8 V, VCC– = 0 V, VIC = VCC+/2, VO = VCC+/2, and RL > 1 MΩ (unless otherwise noted)
PARAMETER TEST CONDITIONS TA MIN TYP MAX UNIT
Gain bandwidthGBW 25°C 1.4 MHzproduct
SR Slew rate (1) 25°C 0.35 V/µS
Φm Phase margin 25°C 67 °
Gain margin 25°C 7 dB
Equivalent inputVn f = 1 kHz, VIC = 0.5 V 25°C 60 nV/√Hznoise voltage
Equivalent inputIn f = 1 kHz 25°C 0.06 pA/√Hznoise current
Total harmonic f = 1 kHz, AV = 1, RL = 600 Ω,THD 25°C 0.023 %distortion VID = 1 Vp-p
Amplifier-to-amplifier 25°C 123 dBisolation (2)
(1) Number specified is the slower of the positive and negative slew rates.
(2) Input referred, VCC+ = 5 V and RL = 100 kΩ connected to 2.5 V. Each amplifier is excited, in turn, with a 1-kHz signal to produce
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VCC+ = 2.7 V, VCC– = 0 V, VIC = VCC+/2, VO = VCC+/2, and RL > 1 MΩ (unless otherwise noted)




VIO Input offset voltage mV25°C 1 5.5
LMV932 (dual), LMV934 (quad)
Full range 7.5
Average temperature
coefficient of input 25°C 5.5 µV/°C
offset voltage
VIC = VCC+ – 0.8 V 25°C 15 35
IIB Input bias current 25°C 65 nA
Full range 75
25°C 8 25
IIO Input offset current nAFull range 40
25°C 105 190Supply currentICC µA(per channel) Full range 210
25°C 60 81
0 ≤ VIC ≤ 1.5 V, 2.3 V ≤ VIC ≤ 2.7 V –40°C to 5585°CCommon-modeCMRR dB
rejection ratio
–40°C to0.2 ≤ VIC ≤ 1.5 V, 2.3 V ≤ VIC ≤ 2.5 V 55125°C
–0.2 ≤ VIC ≤ 0 V, 2.7 V ≤ VIC ≤ 2.9 V 25°C 50 74
25°C 75 100Supply-voltagekSVR 1.8 V ≤ VCC+ ≤ 5 V, VIC = 0.5 V dBrejection ratio Full range 70
25°C VCC– – 0.2 –0.2 to 3 VCC+ + 0.2
–40°C toCommon-mode input VCC– VCC+VICR CMRR ≥ 50 dB 85°C Vvoltage range
–40°C to VCC– + 0.2 VCC+ – 0.2125°C
25°C 87 104RL = 600 Ω
to 1.35 V Full range 86
LMV931
25°C 92 110RL = 2 kΩ
to 1.35 V Full range 91Large-signalAV VO = 0.2 V to 2.5 V dBvoltage gain 25°C 78 90RL = 600 Ω
to 1.35 V Full range 75LMV932,
LMV934 25°C 81 100RL = 2 kΩ
to 1.35 V Full range 78
25°C 2.55 2.62
High level
Full range 2.53RL = 600 Ω to 1.35 V,
VID = ±100 mV 25°C 0.083 0.11
Low level
Full range 0.13
VO Output swing V25°C 2.65 2.675
High level
Full range 2.64RL = 2 kΩ to 1.35 V,
VID = ±100 mV 25°C 0.025 0.04
Low level
Full range 0.045
25°C 20 30VO = 0 V, SourcingVID = 100 mV Full range 15Output short-circuitIOS mAcurrent 25°C 18 25VO = 2.7 V, SinkingVID = –100 mV Full range 12
GBW Gain bandwidth product 25°C 1.4 MHz
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Electrical Characteristics (continued)
VCC+ = 2.7 V, VCC– = 0 V, VIC = VCC+/2, VO = VCC+/2, and RL > 1 MΩ (unless otherwise noted)
PARAMETER TEST CONDITIONS TA MIN TYP MAX UNIT
SR Slew rate (1) 25°C 0.4 V/µS
Φm Phase margin 25°C 70 °
Gain margin 25°C 7.5 dB
Equivalent inputVn f = 1 kHz, VIC = 0.5 V 25°C 57 nV/√Hznoise voltage
Equivalent inputIn f = 1 kHz 25°C 0.082 pA/√Hznoise current
f = 1 kHz, AV = 1, RL = 600 Ω,THD Total harmonic distortion 25°C 0.022 %VID = 1 Vp-p
Amplifier-to-amplifier 25°C 123 dBisolation (2)
(1) Number specified is the slower of the positive and negative slew rates.
(2) Input referred, VCC+ = 5 V and RL = 100 kΩ connected to 2.5 V. Each amplifier is excited, in turn, with a 1-kHz signal to produce
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VCC+ = 5 V, VCC– = 0 V, VIC = VCC+/2, VO = VCC+/2, and RL > 1 MΩ (unless otherwise noted)




VIO Input offset voltage mV25°C 1 5.5
LMV932 (dual), LMV934 (quad)
Full range 7.5
Average temperature
coefficient of input 25°C 5.5 µV/°C
offset voltage
VIC = VCC+ – 0.8 V 25°C 15 35
IIB Input bias current 25°C 65 nA
Full range 75
25°C 9 25
IIO Input offset current nAFull range 40
25°C 116 210Supply currentICC µA(per channel) Full range 230
25°C 60 86
0 ≤ VIC ≤ 3.8 V, 4.6 V ≤ VIC ≤ 5 V –40°C to 5585°CCommon-modeCMRR dB
rejection ratio
–40°C to0.3 ≤ VIC ≤ 3.8 V, 4.6 V ≤ VIC ≤ 4.7 V 55125°C
–0.2 ≤ VIC ≤ 0 V, 5 V ≤ VIC ≤ 5.2 V 25°C 50 78
25°C 75 100Supply-voltagekSVR 1.8 V ≤ VCC+ ≤ 5 V, VIC = 0.5 V dBrejection ratio Full range 70
25°C VCC– – 0.2 –0.2 to 5.3 VCC+ + 0.2
–40°C toCommon-mode input VCC– VCC+VICR CMRR ≥ 50 dB 85°C Vvoltage range
–40°C to VCC– + 0.3 VCC+ – 0.3125°C
25°C 88 102RL = 600 Ω
to 2.5 V Full range 87
LMV931
25°C 94 113RL = 2 kΩ
to 2.5 V Full range 93Large-signalAV VO = 0.2 V to 4.8 V dBvoltage gain 25°C 81 90RL = 600 Ω
to 2.5 V Full range 78LMV932,
LMV934 25°C 85 100RL = 2 kΩ
to 2.5 V Full range 82
25°C 4.855 4.89
High level
Full range 4.835RL = 600 Ω to 2.5 V,
VID = ±100 mV 25°C 0.12 0.16
Low level
Full range 0.18
VO Output swing V25°C 4.945 4.967
High level
Full range 4.935RL = 2 kΩ to 2.5 V,
VID = ±100 mV 25°C 0.037 0.065
Low level
Full range 0.075
25°C 80 100VO = 0 V, SourcingVID = 100 mV Full range 68Output short-circuitIOS mAcurrent 25°C 58 65VO = 5 V, SinkingVID = –100 mV Full range 45
8 Submit Documentation Feedback
www.ti.com
LMV931 SINGLE, LMV932 DUAL, LMV934 QUAD
1.8-V OPERATIONAL AMPLIFIERS
WITH RAIL-TO-RAIL INPUT AND OUTPUT
SLOS441G–AUGUST 2004–REVISED FEBRUARY 2006
Electrical Characteristics (continued)
VCC+ = 5 V, VCC– = 0 V, VIC = VCC+/2, VO = VCC+/2, and RL > 1 MΩ (unless otherwise noted)
PARAMETER TEST CONDITIONS TA MIN TYP MAX UNIT
Gain bandwidthGBW 25°C 1.5 MHzproduct
SR Slew rate (1) 25°C 0.42 V/µS
Φm Phase margin 25°C 71 °
Gain margin 25°C 8 dB
Equivalent inputVn f = 1 kHz, VIC = 0.5 V 25°C 50 nV/√Hznoise voltage
Equivalent inputIn f = 1 kHz 25°C 0.07 pA/√Hznoise current
Total harmonic f = 1 kHz, AV = 1, RL = 600 Ω,THD 25°C 0.022 %distortion VID = 1 Vp-p
Amplifier-to-amplifier 25°C 123 dBisolation (2)
(1) Number specified is the slower of the positive and negative slew rates.
(2) Input referred, VCC+ = 5 V and RL = 100 kΩ connected to 2.5 V. Each amplifier is excited, in turn, with a 1-kHz signal to produce
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LMV931 SINGLE, LMV932 DUAL, LMV934 QUAD
1.8-V OPERATIONAL AMPLIFIERS
WITH RAIL-TO-RAIL INPUT AND OUTPUT
SLOS441G–AUGUST 2004–REVISED FEBRUARY 2006
VCC+ = 5 V, Single Supply, TA = 25°C (unless otherwise specified)
Figure 1. Figure 2.
Figure 3. Figure 4.
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LMV931 SINGLE, LMV932 DUAL, LMV934 QUAD
1.8-V OPERATIONAL AMPLIFIERS
WITH RAIL-TO-RAIL INPUT AND OUTPUT
SLOS441G–AUGUST 2004–REVISED FEBRUARY 2006
TYPICAL CHARACTERISTICS (continued)
VCC+ = 5 V, Single Supply, TA = 25°C (unless otherwise specified)
Figure 5. Figure 6.







































VS = 1.8 V
RL = 600 ΩPhase
Gain
CL = 0 pF
CL = 300 pF





































VS = 5 V
RL = 600 ΩPhase
Gain
CL = 0 pF
CL = 300 pF
CL = 1000 pF
LMV931 SINGLE, LMV932 DUAL, LMV934 QUAD
1.8-V OPERATIONAL AMPLIFIERS
WITH RAIL-TO-RAIL INPUT AND OUTPUT
SLOS441G–AUGUST 2004–REVISED FEBRUARY 2006
TYPICAL CHARACTERISTICS (continued)
VCC+ = 5 V, Single Supply, TA = 25°C (unless otherwise specified)
Figure 9.
Figure 10.































VS = 1.8 V
RL = 600 Ω













































VS = 5 V
RL = 600 Ω
















LMV931 SINGLE, LMV932 DUAL, LMV934 QUAD
1.8-V OPERATIONAL AMPLIFIERS
WITH RAIL-TO-RAIL INPUT AND OUTPUT
SLOS441G–AUGUST 2004–REVISED FEBRUARY 2006
TYPICAL CHARACTERISTICS (continued)
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LMV931 SINGLE, LMV932 DUAL, LMV934 QUAD
1.8-V OPERATIONAL AMPLIFIERS
WITH RAIL-TO-RAIL INPUT AND OUTPUT
SLOS441G–AUGUST 2004–REVISED FEBRUARY 2006
TYPICAL CHARACTERISTICS (continued)
VCC+ = 5 V, Single Supply, TA = 25°C (unless otherwise specified)
Figure 13. Figure 14.
Figure 15. Figure 16.






























VS = 1.8 V



































VS = 2.7 V





































VS = 5 V





































VS = 1.8 V













LMV931 SINGLE, LMV932 DUAL, LMV934 QUAD
1.8-V OPERATIONAL AMPLIFIERS
WITH RAIL-TO-RAIL INPUT AND OUTPUT
SLOS441G–AUGUST 2004–REVISED FEBRUARY 2006
TYPICAL CHARACTERISTICS (continued)
VCC+ = 5 V, Single Supply, TA = 25°C (unless otherwise specified)
Figure 17. Figure 18.





































VS = 2.7 V































VS = 5 V
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LMV931 SINGLE, LMV932 DUAL, LMV934 QUAD
1.8-V OPERATIONAL AMPLIFIERS
WITH RAIL-TO-RAIL INPUT AND OUTPUT
SLOS441G–AUGUST 2004–REVISED FEBRUARY 2006
TYPICAL CHARACTERISTICS (continued)
VCC+ = 5 V, Single Supply, TA = 25°C (unless otherwise specified)
Figure 21. Figure 22.
Figure 23. Figure 24.




























LMV931 SINGLE, LMV932 DUAL, LMV934 QUAD
1.8-V OPERATIONAL AMPLIFIERS
WITH RAIL-TO-RAIL INPUT AND OUTPUT
SLOS441G–AUGUST 2004–REVISED FEBRUARY 2006
TYPICAL CHARACTERISTICS (continued)










Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
LMV931IDBVR ACTIVE SOT-23 DBV 5 3000 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
LMV931IDBVRE4 ACTIVE SOT-23 DBV 5 3000 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
LMV931IDBVRG4 ACTIVE SOT-23 DBV 5 3000 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
LMV931IDCKR ACTIVE SC70 DCK 5 3000 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
LMV931IDCKRE4 ACTIVE SC70 DCK 5 3000 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
LMV931IDCKRG4 ACTIVE SC70 DCK 5 3000 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
LMV932ID ACTIVE SOIC D 8 75 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
LMV932IDE4 ACTIVE SOIC D 8 75 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
LMV932IDG4 ACTIVE SOIC D 8 75 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
LMV932IDGKR ACTIVE MSOP DGK 8 2500 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
LMV932IDGKRG4 ACTIVE MSOP DGK 8 2500 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
LMV932IDR ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
LMV932IDRE4 ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
LMV932IDRG4 ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
LMV934ID ACTIVE SOIC D 14 50 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
LMV934IDE4 ACTIVE SOIC D 14 50 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
LMV934IDG4 ACTIVE SOIC D 14 50 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
LMV934IDR ACTIVE SOIC D 14 2500 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
LMV934IDRE4 ACTIVE SOIC D 14 2500 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
LMV934IDRG4 ACTIVE SOIC D 14 2500 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
LMV934IPW ACTIVE TSSOP PW 14 90 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
LMV934IPWE4 ACTIVE TSSOP PW 14 90 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
LMV934IPWG4 ACTIVE TSSOP PW 14 90 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
LMV934IPWR ACTIVE TSSOP PW 14 2000 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM












Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
LMV934IPWRG4 ACTIVE TSSOP PW 14 2000 Green (RoHS &
no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI




TAPE AND REEL INFORMATION

















LMV931IDBVR SOT-23 DBV 5 3000 179.0 8.0 3.0 3.0 1.0 4.0 8.0 Q3
LMV931IDCKR SC70 DCK 5 3000 179.0 8.0 2.0 3.0 1.0 4.0 8.0 Q3
LMV932IDGKR MSOP DGK 8 2500 330.0 12.0 5.0 3.0 1.0 8.0 12.0 Q1
LMV932IDGKR MSOP DGK 8 2500 330.0 13.0 5.0 3.0 1.0 8.0 12.0 Q1
LMV932IDR SOIC D 8 2500 330.0 12.0 6.0 5.0 2.0 8.0 12.0 Q1
LMV934IDR SOIC D 14 2500 330.0 16.0 7.0 9.0 2.0 8.0 16.0 Q1




*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
LMV931IDBVR SOT-23 DBV 5 3000 220.0 205.0 50.0
LMV931IDCKR SC70 DCK 5 3000 220.0 205.0 50.0
LMV932IDGKR MSOP DGK 8 2500 370.0 355.0 55.0
LMV932IDGKR MSOP DGK 8 2500 358.0 335.0 35.0
LMV932IDR SOIC D 8 2500 343.0 338.0 21.0
LMV934IDR SOIC D 14 2500 346.0 346.0 33.0
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NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are
sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where
mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual
property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional
restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not
responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in
such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated
products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products Applications
Amplifiers amplifier.ti.com Audio www.ti.com/audio
Data Converters dataconverter.ti.com Automotive www.ti.com/automotive
DSP dsp.ti.com Broadband www.ti.com/broadband
Clocks and Timers www.ti.com/clocks Digital Control www.ti.com/digitalcontrol
Interface interface.ti.com Medical www.ti.com/medical
Logic logic.ti.com Military www.ti.com/military
Power Mgmt power.ti.com Optical Networking www.ti.com/opticalnetwork
Microcontrollers microcontroller.ti.com Security www.ti.com/security
RFID www.ti-rfid.com Telephony www.ti.com/telephony
RF/IF and ZigBee® Solutions www.ti.com/lprf Video & Imaging www.ti.com/video
Wireless www.ti.com/wireless
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2008, Texas Instruments Incorporated
____________________________________________________________________________ Maxim Integrated Products 1
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 








(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information
go to www.maxim-ic.com/packages.)
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These P-Channel enhancement mode power field effect
transistors are produced using Fairchild’s proprietary,
planar stripe, DMOS technology.
This advanced technology has been especially tailored to
minimize on-state resistance, provide superior switching
performance, and withstand high energy pulse in the
avalanche and commutation mode. These devices are well
suited for high efficiency switching DC/DC converters.
Features
• -1.8A, -250V, RDS(on) = 4.0Ω @VGS = -10 V
• Low gate charge ( typical 6.5 nC)
• Low Crss ( typical  6.5 pF)
• Fast switching
• 100% avalanche tested
• Improved dv/dt capability
Absolute Maximum Ratings
   TC = 25°C unless otherwise noted
Thermal Characteristics 
Symbol Parameter FQPF2P25 Units
VDSS Drain-Source Voltage -250 V
ID Drain Current - Continuous (TC = 25°C) -1.8 A
- Continuous (TC = 100°C) -1.14 A
IDM Drain Current - Pulsed (Note 1) -7.2 A
VGSS Gate-Source Voltage ±30 V
EAS Single Pulsed Avalanche Energy (Note 2) 120 mJ
IAR Avalanche Current (Note 1) -1.8 A
EAR Repetitive Avalanche Energy (Note 1) 3.2 mJ
dv/dt Peak Diode Recovery dv/dt (Note 3) -5.5 V/ns
PD Power Dissipation (TC = 25°C) 32 W
- Derate above 25°C 0.26 W/°C
TJ, TSTG Operating and Storage Temperature Range -55 to +150 °C
TL
Maximum lead temperature for soldering purposes,
1/8 from case for 5 seconds
300 °C
Symbol Parameter Typ Max Units
RθJC Thermal Resistance, Junction-to-Case -- 3.9 °CW


















 (Note 4, 5)
 (Note 4, 5)
 (Note 4)
Rev. A, April 2000
Electrical Characteristics
TC = 25°C unless otherwise noted
Notes:
1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. L = 59mH, IAS = -1.8A, VDD = -50V, RG = 25 Ω, Starting  TJ = 25°C
3. ISD  -2.3A, di/dt  300A/µs, VDD  BVDSS, Starting  TJ = 25°C  
4. Pulse Test : Pulse width  300µs, Duty cycle  2%
5. Essentially independent of operating temperature
Symbol Parameter Test Conditions Min Typ Max Units
Off Characteristics
BVDSS Drain-Source Breakdown Voltage VGS = 0 V, ID = -250 µA -250 -- -- V
∆BVDSS
/   ∆TJ
Breakdown Voltage Temperature 
Coefficient 
ID = -250 µA, Referenced to 25°C -- -0.2 -- V/°C
IDSS Zero Gate Voltage Drain Current
VDS = -250 V, VGS = 0 V -- -- -1 µA
VDS = -200 V, TC = 125°C -- -- -10 µA
IGSSF Gate-Body Leakage Current, Forward VGS = -30 V, VDS = 0 V -- -- -100 nA
IGSSR Gate-Body Leakage Current, Reverse VGS = 30 V, VDS = 0 V -- -- 100 nA
On Characteristics   
VGS(th) Gate Threshold Voltage VDS = VGS, ID = -250 µA -3.0 -- -5.0 V
RDS(on) Static Drain-Source 
On-Resistance
VGS = -10 V, ID = -0.9 A -- 3.15 4.0 Ω
gFS Forward Transconductance VDS = -40 V, ID = -0.9 A -- 1.08 -- S
Dynamic Characteristics
Ciss Input Capacitance VDS = -25 V, VGS = 0 V, 
f = 1.0 MHz
                                                 
-- 190 250 pF
Coss Output Capacitance -- 40 55 pF
Crss Reverse Transfer Capacitance -- 6.5 8.5 pF
Switching Characteristics   
td(on) Turn-On Delay Time VDD = -125 V, ID = -2.3 A,
RG = 25 Ω
                                                           
-- 8.5 25 ns
tr Turn-On Rise Time -- 40 90 ns
td(off) Turn-Off Delay Time -- 12 35 ns
tf Turn-Off Fall Time -- 25 60 ns
Qg Total Gate Charge VDS = -200 V, ID = -2.3 A,
VGS = -10 V                      
                                                          
-- 6.5 8.5 nC
Qgs Gate-Source Charge -- 1.8 -- nC
Qgd Gate-Drain Charge -- 3.0 -- nC
Drain-Source Diode Characteristics and Maximum Ratings
IS Maximum Continuous Drain-Source Diode Forward Current -- -- -1.8 A
ISM Maximum Pulsed Drain-Source Diode Forward Current -- -- 7.2 A
VSD Drain-Source Diode Forward Voltage VGS = 0 V, IS = -1.8 A  -- -- -5.0 V
trr Reverse Recovery Time VGS = 0 V, IS = -2.3 A,
dIF / dt = 100 A/µs                  
-- 110 -- ns
Qrr Reverse Recovery Charge -- 0.4 -- µC
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   1. VGS = 0V















-VSD , Source-Drain Voltage  [V]






   1. VDS = -40V


















                    VGS
Top :       -15.0 V
                -10.0 V
                  -8.0 V
                  -7.0 V
                  -6.5 V
                  -6.0 V
Bottom :    -5.5 V
 Notes :
   1. 250s Pulse Test












-VDS, Drain-Source Voltage [V]



































Ciss = Cgs + Cgd (Cds = shorted)
Coss = Cds + Cgd
Crss = Cgd
 Notes :
   1. VGS = 0 V












-VDS, Drain-Source Voltage [V]









 Note : TJ = 25
VGS = - 20V





















-ID , Drain Current  [A]
Typical Characteristics
Figure 5. Capacitance Characteristics Figure 6. Gate  Charge Characteristics
Figure 3. On-Resistance Variation  vs.
Drain Current and Gate Voltage
Figure 4. Body Diode Forward Voltage 
Variation vs. Source Current 
and Temperature
Figure 2. Transfer CharacteristicsFigure 1. On-Region Characteristics
©2000 Fairchild Semiconductor International
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  N o te s  :
   1 . Z
 J C( t )  =  3 .9   /W  M a x .
   2 . D u ty  F a c to r ,  D = t 1 / t 2
   3 . T J M  -  T C  =  P D M  *  Z  J C( t )
s in g le  p u ls e

























t 1 ,  S q u a re  W a v e  P u ls e  D u ra t io n  [s e c ]





























Operation in This Area 
is Limited by R DS(on)
 Notes :
   1. TC = 25 
oC
   2. TJ = 150 
oC












-VDS, Drain-Source Voltage [V]








   1. VGS = -10 V

























TJ, Junction Temperature [
oC]







   1. VGS = 0 V



























TJ, Junction Temperature [
oC]
Typical Characteristics     (Continued)
Figure 9. Maximum Safe Operating Area Figure 10. Maximum Drain Current
vs.  Case Temperature
Figure 7. Breakdown Voltage Variation
vs. Temperature
Figure 8. On-Resistance Variation
vs. Temperature
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 Gate Charge Test Circuit & Waveform
 Resistive Switching Test Circuit & Waveforms
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Compliment of DUT 
(N-Channel)
VGS • dv/dt controlled by  RG














IFM , Body Diode Forward Current
Body Diode Reverse Current
IRM
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TRADEMARKS
The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is



























FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY
PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY
LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN;
NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR
INTERNATIONAL.
As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the body,
or (b) support or sustain life, or (c) whose failure to perform
when properly used in accordance with instructions for use
provided in the labeling, can be reasonably expected to
result in significant injury to the user.
2. A critical component is any component of a life support
device or system whose failure to perform can be
reasonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
PRODUCT STATUS DEFINITIONS
Definition of Terms
Datasheet Identification Product Status Definition
Advance Information Formative or In 
Design
This datasheet contains the design specifications for
product development. Specifications may change in
any manner without notice.
Preliminary First Production This datasheet contains preliminary data, and
supplementary data will be published at a later date.
Fairchild Semiconductor reserves the right to make
changes at any time without notice in order to improve
design.
No Identification Needed Full Production This datasheet contains final specifications. Fairchild
Semiconductor reserves the right to make changes at
any time without notice in order to improve design.
Obsolete Not In Production This datasheet contains specifications on a product
that has been discontinued by Fairchild semiconductor.
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6-PIN DIP RANDOM-PHASE
OPTOISOLATORS TRIAC DRIVER OUTPUT
(250/400 VOLT PEAK)
 
MOC3010M MOC3011M MOC3012M MOC3020M MOC3021M MOC3022M MOC3023M
DESCRIPTION
 
The MOC301XM and MOC302XM series are optically isolated triac driver devices. These devices contain a GaAs infrared 
emitting diode and a light activated silicon bilateral switch, which functions like a triac. They are designed for interfacing between 








 stability—IR emitting diode has low degradation
• High isolation voltage—minimum 5300 VAC RMS
• Underwriters Laboratory (UL) recognized—File #E90700
• Peak blocking voltage
– 250V-MOC301XM
– 400V-MOC302XM
• VDE recognized (File #94766)




• Industrial controls • Solenoid/valve controls
• Traffic lights • Static AC power switch
• Vending machines • Incandescent lamp dimmers
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, is an internal device dielectric breakdown rating.  For this test, Pins 1 and 2 are common, and 








 = 25°C unless otherwise noted)
 












All -40 to +85 °C




All 260 for 10 sec °C



































































Derate above 25°C 4 mW/°C
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1. Test voltage must be applied within dv/dt rating.
2. This is static dv/dt. See Figure 5 for test circuit. Commutating dv/dt is a function of the load-driving thyristor(s) only.

















 (30 mA for MOC3020M, 15 mA for MOC3010M and MOC3021M, 10 mA for MOC3011M and MOC3022M, 
















Parameters Test Conditions Symbol Device Min Typ Max Units
EMITTER 
 








All 1.15 1.5 V




























All 10 100 nA




















 = 25°C Unless otherwise specified.)
 
DC Characteristics Test Conditions Symbol Device Min Typ Max Units
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AMBIENT TEMPERATURE - TA (oC)



























































ON-STATE VOLTAGE - V TM (V)
























TA, AMBIENT TEMPERATURE ( oC) 






















NORMALIZED TO TA = 25∞C
Fig. 1 LED Forward Voltage vs. Forward Current
Fig. 3 Trigger Current vs. Ambient Temperature
LED TRIGGER WIDTH - PWin (µs)

























PWin ≥ 100 µs
Fig. 4 LED Current Required to Trigger vs. LED Pulse Width
Fig. 6 Leakage Current, IDRM vs. Temperature
Fig. 2 On-State Characteristics
Ambient Temperature - TA (oC)


















CIRCUIT IN FIGURE 5
Fig. 5 dv/dt vs. Temperature
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1. The mercury wetted relay provides a high speed repeated 
pulse to the D.U.T.
2. 100x scope probes are used, to allow high speeds and 
voltages.
3. The worst-case condition for static dv/dt is established by 
triggering the D.U.T. with a normal LED input current, then 




 allows the dv/dt 
to be gradually increased until the D.U.T. continues to 
trigger in response to the applied voltage pulse, even 
after the LED current has been removed. The dv/dt is 







measured at this point and recorded.
Note: This optoisolator should not be used to drive a load directly. 






















dv/dt =  0.63 Vmax  =   252
τRC
τRC τRC
   400 V (MOC302X)
= 250 V (MOC301X)
(MOC302X)




Figure 6. Resistive Load
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In this circuit the “hot” side of the line is switched and the load connected to the cold or ground side.
The 39 ohm resistor and 0.01µF capacitor are for snubbing of the triac, and the 470 ohm resistor and 
0.05 µF capacitor are for snubbing the coupler. These components may or may not be necessary 
depending upon the particular and load used.
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All dimensions are in inches (millimeters)
Package Dimensions (Through Hole) Package Dimensions (Surface Mount)
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Option Order Entry Identifier Description
 
S S Surface Mount Lead Bend
SR2  SR2 Surface Mount; Tape and reel
T T 0.4" Lead Spacing
V V VDE 0884
TV TV VDE 0884, 0.4" Lead Spacing
SV SV VDE 0884, Surface Mount
SR2V SR2V VDE 0884, Surface Mount, Tape & Reel
MOC3010





*Note – Parts that do not have the ‘V’ option (see definition 3 above) that are marked with 




3 VDE mark (Note: Only appears on parts ordered with VDE 
option – See order entry table)
4 One digit year code, e.g., ‘3’
5 Two digit work week ranging from ‘01’ to ‘53’
6 Assembly package code
 6/15/05
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All dimensions are in inches (millimeters)
 


































0 60 180120 270
260°C
>245°C = 42 Sec
Time above 
183°C = 90 Sec
360
1.822°C/Sec Ramp up rate
33 Sec
 LIFE SUPPORT POLICY 
 
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES 
OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR 
CORPORATION.  As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the body, or
(b) support or sustain life, and (c) whose failure to perform
when properly used in accordance with instructions for use
provided in the labeling, can be reasonably expected to
result in a significant injury of the user.
2. A critical component in any component of a life support
device or system whose failure to perform can be
reasonably expected to cause the failure of the life support




FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO 
ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME 
ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; 
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